參數(shù)資料
型號(hào)： UPD44164362BF5-E40-EQ3-A
元件分類： SRAM
英文描述： 512K X 36 DDR SRAM, 0.45 ns, PBGA165
封裝： 13 X 15 MM, LEAD FREE, PLASTIC, BGA-165
文件頁(yè)數(shù)： 33/33頁(yè)
文件大?。?/td> 494K
代理商： UPD44164362BF5-E40-EQ3-A
μPD44164182B-A, μPD44164362B-A
R10DS0014EJ0100 Rev.1.00
Page 9 of 32
Dec 13, 2010
Burst Sequence
Linear Burst Sequence Table
A0
External Address
0
1
1st Internal Burst Address
1
0
Truth Table
Operation
LD# R, W#
CLK
DQ
WRITE cycle
L
→ H
Data in
Load address, input write data on
Input data
D(A1)
D(A2)
consecutive K and K# rising edge
Input clock
K(t+1)
↑
K#(t+1)
↑
READ cycle
L
H
L
→ H
Data out
Load address, read data on
Output data
Q(A1)
Q(A2)
consecutive C and C# rising edge
Output clock
C#(t+1)
↑
C(t+2)
↑
NOP (No operation)
H
×
L
→ H
High-Z
Clock stop
×
Stopped
Previous state
Remarks 1. H : HIGH, L : LOW,
× : don’t care, ↑ : rising edge.
2. Data inputs are registered at K and K# rising edges. Data outputs are delivered at C and C# rising edges
except if C and C# are HIGH then Data outputs are delivered at K and K# rising edges.
3. All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of
K. All control inputs are registered during the rising edge of K.
4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
5. Refer to state diagram and timing diagrams for clarification.
6. A1 refers to the address input during a WRITE or READ cycle. A2 refers to the next internal burst
address in accordance with the linear burst sequence.
7. It is recommended that K = K# = C = C# when clock is stopped. This is not essential but permits most
rapid restart by overcoming transmission line charging symmetrically.
相關(guān)PDF資料
PDF描述
UPD442000AGU-DD10X-9JH Circular Connector; No. of Contacts:6; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:11-98 RoHS Compliant: No
UPD442000AGU-DD12X-9JH Circular Connector; No. of Contacts:22; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:13-35 RoHS Compliant: No
UPD442000AGU-DD85X-9JH Circular Connector; No. of Contacts:10; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:13-98 RoHS Compliant: No
UPD44647094F5-E30-FQ1 8M X 9 QDR SRAM, 0.45 ns, PBGA165
UPD4482321GF-A65-A 256K X 32 CACHE SRAM, 6.5 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44164362F5-E60-EQ1ES 制造商:NEC Electronics Corporation 功能描述:
UPD44165092BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:2MX9, 2BURST, 250 MHZ QDRII SRAM - Trays
UPD44165094BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA
UPD44165362BF5-E40-EQ3 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays
UPD44165362BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*