- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368958 > 28F320S5 WORD-WIDE FlashFile MEMORY FAMILY PDF資料下載
參數(shù)資料
| 型號： | 28F320S5 |
| 英文描述： | WORD-WIDE FlashFile MEMORY FAMILY |
| 中文描述： | 字寬FlashFile存儲器家族 |
| 文件頁數(shù)： | 37/52頁 |
| 文件大?。?/td> | 1262K |
| 代理商： | 28F320S5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
E
28F160S3, 28F320S3
37
ADVANCE INFORMATION
SR.7 =
0
1
Start
Write 60H,
Block/Device Address
Write 01H/F1H,
Block/Device Address
Full Status
Check if Desired
Set Lock-Bit
Complete
FULL STATUS CHECK PROCEDURE
1
0
Read Status Register
Data (See Above)
1
0
Read
Status Register
Voltage Range Error
Bus
Operation
Command
Comments
Standby
Standby
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status
Register command in cases where multiple lock-bits are set
before full status is checked.
If error is detected, clear the Status Register before attempting retry
or other error recovery.
Bus
Operation
Command
Comments
Write
Write
Set
Block/Master
Lock-Bit Setup
Data = 01H (Block),
F1H (Master)
Addr = Block Address (Block),
Device Address (Master)
Read
Data = 60H
Addr = Block Address (Block),
Device Address (Master)
Check SR.7
1 = WSM Ready
0 = WSM Busy
Repeat for subsequent lock-bit set operations.
Full status check can be done after each lock-bit set operation
or after a sequence of lock-bit set operations.
Write FFH after the last lock-bit set operation to place device in
read array mode.
Standby
SR.3 =
SR.4 =
Set Lock-Bit Error
Set Lock-Bit Successful
Set
Block or Master
Lock-Bit Confirm
Status Register Data
Standby
Check SR.4
1 = Set Lock-Bit Error
0
1
Device Protect Error
SR.1 =
1
0
SR.4,5 =
Command Sequence
Error
Check SR.4,5
Both 1 = Command Sequence Error
Standby
Check SR.1
1 = Device Protect Detect
RST# = V
(Set Master Lock-Bit Operation)
RST# = V , Master Lock-Bit Is Set
(Set Block Lock-Bit Operation)
Check SR.3
1 = Programming Voltage Error
Detect
Figure 12. Set Block Lock-Bit Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F640J5 | Dual-Slot, PCMCIA Analog Power Controller |
| 28LV010RT2DB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDB25 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F320W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F400B3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
| 28F400B5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMART 5 BOOT BLOCK. FLASH MEMORY FAMILY 2. 4. 8 MBIT |
| 28F400B5WG8BET | 制造商: 功能描述: 制造商:Micron Technology Inc 功能描述: 制造商:undefined 功能描述: |
| 28F400BL-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-MBlT (256K x 16. 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。