- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F1604C3 (Intel Corp.) 3 Volt Advanced+ Stacked Chip Scale Package Memory(3V閃速存儲(chǔ)器和靜態(tài)存儲(chǔ)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 28F1604C3 |
| 廠商： | Intel Corp. |
| 英文描述： | 3 Volt Advanced+ Stacked Chip Scale Package Memory(3V閃速存儲(chǔ)器和靜態(tài)存儲(chǔ)器) |
| 中文描述： | 3伏高級(jí)堆疊芯片級(jí)封裝存儲(chǔ)器（3V的閃速存儲(chǔ)器和靜態(tài)存儲(chǔ)器） |
| 文件頁數(shù)： | 40/64頁 |
| 文件大小： | 927K |
| 代理商： | 28F1604C3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
28F1602C3, 28F1604C3, 28F3204C3
34
Preliminary
6.2.1
F-RP# Connected to System Reset
The use of F-RP# during system reset is important with automated program/erase devices since the
system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs
without a flash memory reset, proper CPU initialization will not occur because the flash memory
may be providing status information instead of array data. Intel recommends connecting F-RP# to
the system CPU RESET# signal to allow proper CPU/flash initialization following system reset.
System designers must guard against spurious writes when F-V
CC
voltages are above V
LKO
. Since
both F-WE# and F-CE# must be low for a command write, driving either signal to V
IH
will
inhibit
writes to the device. The CUI architecture provides additional protection since alteration of
memory contents can only occur after successful completion of the two-step command sequences.
The device is also disabled until F-RP# is brought to V
IH
, regardless of the state of its control
inputs.
By holding the device in reset (F-RP# connected to system PowerGood) during power-up/down,
invalid bus conditions during power-up can be masked, providing yet another level of memory
protection.
6.2.2
F-V
CC
, F-V
PP
and F-RP# Transition
The CUI latches commands as issued by
system software and is not altered by F-V
PP
or F-CE#
transitions or WSM actions. Its default state upon power-up, after exit from reset mode or after
F-V
CC
transitions above V
LKO
(Lockout voltage), is read array mode.
After any program or block erase operation is complete (even after F-V
PP
transitions down to
V
PPLK
), the CUI must be reset to read array mode via the Read Array command if access to the
flash memory array is desired.
NOTE:
1. A resistor can be used if the F-V
CC
supply can sink adequate current based on resistor value.
Figure 12. Example Power Supply Configurations
V
CC
V
PP
12 V Fast Programming
Absolute Write Protection With V
PP
≤
V
PPLK
System Supply
12 V Supply
10
≤
K
V
CC
V
PP
System Supply
12 V Supply
Low Voltage and 12 V Fast Programming
V
CC
V
PP
System Supply
Prot#
(Logic Signal)
V
CC
V
PP
System Supply
Low-Voltage Programming
Low-Voltage Programming
Absolute Write Protection via Logic Signal
(Note 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F160C18 | 1.8V Advanced+ Boot Block Flash Memory(1.8V高級(jí)引導(dǎo)塊閃速存儲(chǔ)器) |
| 28F160C2 | 2.4V Advanced+ Boot Block Flash Memory(2.4V高級(jí)引導(dǎo)塊閃速存儲(chǔ)器) |
| 28F800C2 | 2.4V Advanced+ Boot Block Flash Memory(2.4V高級(jí)引導(dǎo)塊閃速存儲(chǔ)器) |
| 28F160S3 | 3 V FlashFile Memory(3 V FlashFile 存儲(chǔ)器) |
| 28F320S3 | 3 V、32MB FlashFile Memory(3 V、32M位FlashFile 存儲(chǔ)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F160B3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F160BJHE-BTLTH | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F160C3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 Volt Intel Advanced+ Boot Block Flash Memory |
| 28F160C3BA90 | 制造商: 功能描述: 制造商:Intel 功能描述: 制造商:undefined 功能描述: |
| 28F160C3TD70 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。