- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F128 (Intel Corp.) 3 Volt Intel StrataFlash Memory PDF資料下載
參數(shù)資料
| 型號： | 28F128 |
| 廠商： | Intel Corp. |
| 英文描述： | 3 Volt Intel StrataFlash Memory |
| 中文描述： | 3伏特英特爾StrataFlash存儲(chǔ)器 |
| 文件頁數(shù)： | 9/58頁 |
| 文件大?。?/td> | 380K |
| 代理商： | 28F128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
28F128J3A, 28F640J3A, 28F320J3A
Preliminary
3
Table 1. Lead Descriptions
Symbol
Type
Name and Function
A
0
INPUT
BYTE-SELECT ADDRESS:
Selects between high and low byte when the device is in x8 mode. This
address is latched during a x8 program cycle. Not used in x16 mode (i.e., the A
0
input buffer is turned
off when BYTE# is high).
A
1
–
A
23
INPUT
ADDRESS INPUTS:
Inputs for addresses during read and program operations. Addresses are
internally latched during a program cycle.
32-Mbit: A
0
–
A
21
64-Mbit: A
0
–
A
22
128-Mbit: A
0
–
A
23
DQ
0
–
DQ
7
INPUT/
OUTPUT
LOW-BYTE DATA BUS:
Inputs data during buffer writes and programming, and inputs commands
during Command User Interface (CUI) writes. Outputs array, query, identifier, or status data in the
appropriate read mode. Floated when the chip is de-selected or the outputs are disabled. Outputs
DQ
6
–
DQ
0
are also floated when the Write State Machine (WSM) is busy. Check SR.7 (status register
bit 7) to determine WSM status.
DQ
8
–
DQ
15
INPUT/
OUTPUT
HIGH-BYTE DATA BUS:
Inputs data during x16 buffer writes and programming operations. Outputs
array, query, or identifier data in the appropriate read mode; not used for status register reads. Floated
when the chip is de-selected, the outputs are disabled, or the WSM is busy.
CE
0
,
CE
1
,
CE
2
INPUT
CHIP ENABLES:
Activates the device
’
s control logic, input buffers, decoders, and sense amplifiers.
When the device is de-selected (see
Table 2 on page 7
), power reduces to standby levels.
All timing specifications are the same for these three signals. Device selection occurs with the first
edge of CE
0
, CE
1
, or CE
2
that enables the device. Device deselection occurs with the first edge of
CE
0
, CE
1
, or CE
2
that disables the device (see
Table 2 on page 7
).
RP#
INPUT
RESET/ POWER-DOWN:
Resets internal automation and puts the device in power-down mode. RP#-
high enables normal operation. Exit from reset sets the device to read array mode. When driven low,
RP# inhibits write operations which provides data protection during power transitions.
OE#
INPUT
OUTPUT ENABLE:
Activates the device
’
s outputs through the data buffers during a read cycle. OE# is
active low.
WE#
INPUT
WRITE ENABLE:
Controls writes to the Command User Interface, the Write Buffer, and array blocks.
WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.
STS
OPEN
DRAIN
OUTPUT
STATUS:
Indicates the status of the internal state machine. When configured in level mode (default
mode), it acts as a RY/BY# pin. When configured in one of its pulse modes, it can pulse to indicate
program and/or erase completion. For alternate configurations of the STATUS pin, see the
Configurations command. Tie STS to V
CCQ
with a pull-up resistor.
BYTE#
INPUT
BYTE ENABLE:
BYTE# low places the device in x8 mode. All data is then input or output on DQ
0
–
DQ
7
, while DQ
8
–
DQ
15
float. Address A
0
selects between the high and low byte. BYTE# high places
the device in x16 mode, and turns off the A
0
input buffer. Address A
1
then becomes the lowest order
address.
V
PEN
INPUT
ERASE / PROGRAM / BLOCK LOCK ENABLE:
For erasing array blocks, programming data, or
configuring lock-bits.
With V
PEN
≤
V
PENLK
, memory contents cannot be altered.
DEVICE POWER SUPPLY:
With V
CC
≤
V
LKO
, all write attempts to the flash memory are inhibited.
V
CC
SUPPLY
V
CCQ
OUTPUT
BUFFER
SUPPLY
OUTPUT BUFFER POWER SUPPLY:
This voltage controls the device
’
s output voltages. To obtain
output voltages compatible with system data bus voltages, connect V
CCQ
to the system supply voltage.
GND
SUPPLY
GROUND:
Do not float any ground pins.
NC
NO CONNECT:
Lead is not internally connected; it may be driven or floated.
DU
DON
’
T USE:
Do not drive ball to V
IH
or V
IL
, leave disconnected
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F1602C3 | 3 Volt Advanced+ Stacked Chip Scale Package Memory(3V閃速存儲(chǔ)器和靜態(tài)存儲(chǔ)器) |
| 28F3204C3 | 3 V Advanced+ Stacked Chip Scale Package Memory(3V高級堆芯片封裝存儲(chǔ)器) |
| 28F1604C3 | 3 Volt Advanced+ Stacked Chip Scale Package Memory(3V閃速存儲(chǔ)器和靜態(tài)存儲(chǔ)器) |
| 28F160C18 | 1.8V Advanced+ Boot Block Flash Memory(1.8V高級引導(dǎo)塊閃速存儲(chǔ)器) |
| 28F160C2 | 2.4V Advanced+ Boot Block Flash Memory(2.4V高級引導(dǎo)塊閃速存儲(chǔ)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F128J3A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 Volt Intel StrataFlash Memory |
| 28F128J3A150 | 制造商: 功能描述: 制造商:INTELC 功能描述: 制造商:undefined 功能描述: |
| 28F128J3A-150 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F128J3D75 | 制造商: 功能描述: 制造商:Intel 功能描述: |
| 28F128J3FS-12ET | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。