- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368946 > 27C2001 (意法半導(dǎo)體) 2 Mbit 256Kb x 8 UV EPROM and OTP EPROM PDF資料下載
參數(shù)資料
| 型號： | 27C2001 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 2 Mbit 256Kb x 8 UV EPROM and OTP EPROM |
| 中文描述： | 2兆位的256Kb × 8紫外線存儲器和OTP存儲器 |
| 文件頁數(shù)： | 8/17頁 |
| 文件大小： | 114K |
| 代理商： | 27C2001 |
M27C2001
8/17
PRESTO II Programming Algorithm
PRESTO II Programming Algorithm allows the
whole array to be programmed with a guaranteed
margin, in a typical time of 26.5 seconds. Pro-
gramming with PRESTO II consists of applying a
sequence of 100
μ
s program pulses to each byte
until a correct verify occurs (see Figure 7). During
programming and verify operation, a MARGIN
MODE circuit is automatically activated in order to
guarantee that each cell is programmed with
enough margin. No overprogram pulse is applied
since the verify in MARGIN MODE provides the
necessary margin to each programmed cell.
Program Inhibit
Programming of multiple M27C2001s in parallel
with different data is also easily accomplished. Ex-
cept for E, all likeinputs including G of the parallel
M27C2001 may be common. A TTL low level
pulse applied to a M27C2001’s P input, with E low
and V
PP
at 12.75V, will program that M27C2001.
A high level E input inhibits the other M27C2001s
from being programmed.
Program Verify
A verify (read) should be performed on the pro-
grammed bits to determine that theywere correct-
ly programmed. The verify is accomplished with E
and G at V
IL
, P at V
IH
, V
PP
at 12.75V and V
CC
at
6.25V.
Figure 6. Programming and Verify Modes AC Waveforms
tAVPL
VALID
AI00720
A0-A17
Q0-Q7
VPP
VCC
P
G
DATA IN
DATA OUT
E
tQVPL
tVPHPL
tVCHPL
tPHQX
tPLPH
tGLQV
tQXGL
tELPL
tGHQZ
tGHAX
PROGRAM
VERIFY
Figure 7. Programming Flowchart
AI00715C
n = 0
Last
Addr
VERIFY
P = 100
μ
s Pulse
++n
= 25
++ Addr
VCC= 6.25V, VPP= 12.75V
FAIL
CHECK ALL BYTES
1st: VCC= 6V
2nd: VCC= 4.2V
YES
NO
YES
NO
YES
NO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 27C2048 | Evaluation Kit for the MAX3869 |
| 27C210-12A | Evaluation Kit for the MAX3872, MAX3874 |
| 27C210-12FA | Evaluation Kit for the MAX3873A |
| 27C210-12N | Low-Power, Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC |
| 27C256RPDC-17 | Ultra-Low Offset Voltage Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 27C2001-10F1 | 制造商:STMicroelectronics 功能描述: |
| 27C2048 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2 Megabit (128k X 16-Bit) CMOS EPROM(173.55 k) |
| 27C210 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1M (64K x 16) CHMOS EPROM |
| 27C2100-12 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM |
| 27C2100-15 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。