參數(shù)資料
型號(hào): 27C2001
廠商: 意法半導(dǎo)體
英文描述: 2 Mbit 256Kb x 8 UV EPROM and OTP EPROM
中文描述: 2兆位的256Kb × 8紫外線存儲(chǔ)器和OTP存儲(chǔ)器
文件頁(yè)數(shù): 7/17頁(yè)
文件大?。?/td> 114K
代理商: 27C2001
7/17
M27C2001
Table 9. Programming Mode DC Characteristics
(1)
(T
A
= 25
°
C; V
CC
= 6.25V
±
0.25V; V
PP
= 12.75V
±
0.25V)
Symbol
Parameter
Note: 1. V
CC
must be applied simultaneously with or before V
PP
and removed simultaneously or after V
PP
.
Table 10. ProgrammingMode AC Characteristics
(1)
(T
A
= 25
°
C; V
CC
= 6.25V
±
0.25V; V
PP
= 12.75V
±
0.25V)
Symbol
Alt
Note: 1. V
CC
must be applied simultaneously with or before V
PP
and removed simultaneously or after V
PP
.
2. Sampled only, not 100% tested.
Test Condition
Min
Max
Unit
I
LI
Input Leakage Current
0
V
IN
V
IH
±
10
μ
A
I
CC
Supply Current
50
mA
I
PP
Program Current
E = V
IL
50
mA
V
IL
Input Low Voltage
–0.3
0.8
V
V
IH
Input High Voltage
2
V
CC
+ 0.5
V
V
OL
Output Low Voltage
I
OL
= 2.1mA
0.4
V
V
OH
Output High Voltage TTL
I
OH
= –400
μ
A
2.4
V
V
ID
A9 Voltage
11.5
12.5
V
Parameter
Test Condition
Min
Max
Unit
t
AVPL
t
AS
Address Valid to Program Low
2
μ
s
t
QVPL
t
DS
Input Valid to Program Low
2
μ
s
t
VPHPL
t
VPS
V
PP
High to Program Low
2
μ
s
t
VCHPL
t
VCS
V
CC
High to Program Low
2
μ
s
t
ELPL
t
CES
Chip Enable Low to Program Low
2
μ
s
t
PLPH
t
PW
Program Pulse Width
95
105
μ
s
t
PHQX
t
DH
Program High to Input Transition
2
μ
s
t
QXGL
t
OES
Input Transition to Output Enable Low
2
μ
s
t
GLQV
t
OE
Output Enable Low to Output Valid
100
ns
t
GHQZ(2)
t
DFP
Output Enable High to Output Hi-Z
0
130
ns
t
GHAX
t
AH
Output Enable High to Address
Transition
0
ns
Programming
When delivered (and after each erasure for UV
EPROM), all bits of the M27C2001 are in the ’1’
state. Data is introduced by selectively program-
ming ’0’s into the desired bit locations. Although
only ’0’s will be programmed, both ’1’s and ’0’s can
be present in the data word. The only way to
change a ’0’to a ’1’is by die exposure to ultraviolet
light (UV EPROM). The M27C2001 is in the pro-
gramming mode when V
PP
input is at 12.75V,E is
at V
IL
and P is pulsed to V
IL
. The data to be pro-
grammed is applied to 8 bits in parallel to the data
output pins. The levels required for the address
and data inputs are TTL. V
CC
is specified to be
6.25V
±
0.25V.
相關(guān)PDF資料
PDF描述
27C2048 Evaluation Kit for the MAX3869
27C210-12A Evaluation Kit for the MAX3872, MAX3874
27C210-12FA Evaluation Kit for the MAX3873A
27C210-12N Low-Power, Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC
27C256RPDC-17 Ultra-Low Offset Voltage Operational Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
27C2001-10F1 制造商:STMicroelectronics 功能描述:
27C2048 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:2 Megabit (128k X 16-Bit) CMOS EPROM(173.55 k)
27C210 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:1M (64K x 16) CHMOS EPROM
27C2100-12 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM
27C2100-15 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM