參數(shù)資料
型號: 0W344-005-XTP
廠商: ON Semiconductor
文件頁數(shù): 14/43頁
文件大小: 0K
描述: DSP BELASIGNA 200 AUDIO 52-NQFN
產品變化通告: BelaSigna 200 QFN Obsolescence 09/Dec/2009
標準包裝: 1,000
系列: BelaSigna® 200
類型: 音頻處理器
應用: 便攜式設備
安裝類型: 表面貼裝
封裝/外殼: 52-TFQFN 裸露焊盤
供應商設備封裝: 52-NQFP(8x8)
包裝: 帶卷 (TR)
BelaSigna 200
The IOP places and retrieves FIFO data in memories shared with the RCore. Each FIFO (input and output) has two memory interfaces.
The first corresponds with the normal FIFO. Here the address of the most recent input block changes as new blocks arrive. The second
corresponds with the Smart FIFO. In this scheme the address of the most recent input block is fixed. The smart FIFO interface is
especially useful for time-domain filters.
In the case where the WOLA and the IOP no longer work together as a result of a low battery condition, an IOP end-of-battery-life auto-
mute feature is available.
7.3 General-Purpose Timer
The general-purpose timer is a 12-bit countdown timer with a 3-bit prescaler that interrupts the RCore when it reaches zero. It can
operate in two modes, single-shot or continuous. In single-shot mode the timer counts down only once and then generates an interrupt.
It will then have to be restarted from the RCore. In continuous mode the timer restarts with full timeout setting every time it hits zero and
interrupts are generated continuously. This unit is often useful in scheduling tasks that are not part of the sample-based signal
processing scheme, such as checking a battery voltage, or reading the value of a volume control.
7.4 Watchdog Timer
The watchdog timer is a configurable hardware timer that operates from the system clock and is used to prevent unexpected or
unstable system states. It is always active and must be periodically acknowledged as a check that an application is still running. Once
the watchdog times out, it generates an interrupt. If left to time out a second consecutive time without acknowledgement, a system reset
will occur.
7.5 RAM and ROM
There are 20 Kwords of on-chip program and data RAM on BelaSigna 200. These are divided into three entities: a 12-Kword program
memory, and two 4-Kword data memories ("X" and "Y" as are common in a dual-Harvard architecture).
There are also three RAM banks that are shared between the RCore and WOLA coprocessor. These memory banks contain the input
and output FIFOs, gain tables for the WOLA coprocessor, temporary memory for WOLA calculations, WOLA coprocessor results, and
the WOLA coprocessor microcode.
There is a 128-word lookup table (LUT) ROM that contains log2(x), 2
x, 1/x and sqrt(x) values, and a 1-Kword ProgramROM that is used
during booting and configuration of the system.
Complete memory maps for BelaSigna 200 are shown in Figure 11.
Rev. 16 | Page 21 of 43 | www.onsemi.com
相關PDF資料
PDF描述
13282-18PG-331 CONN PLUG 18POS CABLE PIN
LTC1279CG#TR IC ADC 12BIT SAMPL SHTDWN 24SSOP
MS3106R28-2S CONN PLUG 14POS STRAIGHT W/SCKT
VI-21F-IU-F2 CONVERTER MOD DC/DC 72V 200W
MS3100R32-7PZ CONN RCPT 35POS WALL MNT W/PINS
相關代理商/技術參數(shù)
參數(shù)描述
0W588-002-XUA 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC BELASIGNA 200 WLCSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
0W589-005-XDS 功能描述:音頻模/數(shù)轉換器 IC AUDIO AD/DA RoHS:否 制造商:Wolfson Microelectronics 轉換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風格: 封裝 / 箱體: 封裝:
0W589-007-XDS 功能描述:音頻模/數(shù)轉換器 IC AUDIO AD/DA RoHS:否 制造商:Wolfson Microelectronics 轉換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風格: 封裝 / 箱體: 封裝:
0W598001EVK 制造商:ON Semiconductor 功能描述:B250 EDK SGL PURCH - Bulk
0W633-001-XTP 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC BELASIGNA 250 CABGA 5X5 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT