
–
xii
–
LIST OF FIGURES (4/8)
Figure No.
Title
Page
12-1
12-2
12-3
12-4
Remote Controlled Output Application Example ............................................................
Clock Output Control Circuit Block Diagram...................................................................
Timer Clock Select Register 0 Format............................................................................
Port Mode Register 3 Format.........................................................................................
209
210
212
213
13-1
13-2
13-3
Buzzer Output Control Circuit Block Diagram.................................................................
Timer Clock Select Register 2 Format............................................................................
Port Mode Register 3 Format.........................................................................................
215
217
218
14-1
14-2
14-3
14-4
14-5
14-6
14-7
14-8
14-9
14-10
14-11
14-12
A/D Converter Block Diagram.........................................................................................
A/D Converter Mode Register Format............................................................................
A/D Converter Input Select Register Format ..................................................................
External Interrupt Mode Register 1 Format....................................................................
A/D Converter Basic Operation ......................................................................................
Relations between Analog Input Voltage and A/D Conversion Result ............................
A/D Conversion by Hardware Start.................................................................................
A/D Conversion by Software Start..................................................................................
Example of Method of Reducing Current Consumption in Standby Mode .....................
Analog Input Pin Disposition ..........................................................................................
A/D Conversion End Interrupt Generation Timing...........................................................
Handling of AV
DD
Pin ......................................................................................................
220
223
224
225
227
228
229
230
231
232
233
233
15-1
15-2
15-3
15-4
15-5
15-6
15-7
15-8
15-9
15-10
15-11
15-12
15-13
15-14
15-15
15-16
15-17
15-18
15-19
15-20
Serial Bus Interface (SBI) System Configuration Example ..............................................
Serial Interface Channel 0 Block Diagram ........................................................................
Timer Clock Select Register 3 Format..............................................................................
Serial Operating Mode Register 0 Format ........................................................................
Serial Bus Interface Control Register Format ...................................................................
Interrupt Timing Specify Register Format ........................................................................
3-Wire Serial I/O Mode Timings .......................................................................................
RELT and CMDT Operations ...........................................................................................
Circuit of Switching in Transfer Bit Order .........................................................................
Example of Serial Bus Configuration with SBI ..................................................................
SBI Transfer Timings.......................................................................................................
Bus Release Signal .........................................................................................................
Command Signal ............................................................................................................
Addresses ......................................................................................................................
Slave Selection with Address ..........................................................................................
Commands .....................................................................................................................
Data ...............................................................................................................................
Acknowledge Signal........................................................................................................
BUSY and READY Signals ...............................................................................................
RELT, CMDT, RELD, and CMDD Operations (Master) ......................................................
237
239
243
244
246
248
253
253
254
255
257
258
258
259
259
260
260
261
262
267