24
LIST OF FIGURES (1/5)
Figure No.
3-1
Title
Page
73
Pin Input/Output Circuit of List ..........................................................................................................
4-1
Pin Input/Output Circuit of List ..........................................................................................................
85
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
5-13
5-14
5-15
5-16
Memory Map (
μ
PD780021, 780031, 780021Y, 780031Y) ................................................................
Memory Map (
μ
PD780022, 780032, 780022Y, 780032Y) ................................................................
Memory Map (
μ
PD780023, 780033, 780023Y, 780033Y) ................................................................
Memory Map (
μ
PD780024, 780034, 780024Y, 780034Y) ................................................................
Memory Map (
μ
PD78F0034, 78F0034Y)..........................................................................................
Data Memory Addressing (
μ
PD780021, 780031, 780021Y, 780031Y).............................................
Data Memory Addressing (
μ
PD780022, 780032, 780022Y, 780032Y).............................................
Data Memory Addressing (
μ
PD780023, 780033, 780023Y, 780033Y).............................................
Data Memory Addressing (
μ
PD780024, 780034, 780024Y, 780034Y).............................................
Data Memory Addressing (
μ
PD78F0034, 78F0034Y) ......................................................................
Program Counter Format ..................................................................................................................
Program Status Word Format ...........................................................................................................
Stack Pointer Format ........................................................................................................................
Data to be Saved to Stack Memory ..................................................................................................
Data to be Reset from Stack Memory...............................................................................................
General Register Configuration ........................................................................................................
87
88
89
90
91
95
96
97
98
99
100
100
102
102
102
103
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
Port Types.........................................................................................................................................
P00 to P03 Configurations ................................................................................................................
P10 to P17 Configurations ................................................................................................................
P20 to P25 Configurations ................................................................................................................
P30 to P33 Configurations (
μ
PD780024, 780034 Subseries) ..........................................................
P34 to P36 Configurations (
μ
PD780024, 780034 Subseries) ..........................................................
P30 and P31 Configurations (
μ
PD780024Y, 780034Y Subseries) ...................................................
P32 and P33 Configurations (
μ
PD780024Y, 780034Y Subseries) ...................................................
P34 to P36 Configurations (
μ
PD780024Y, 780034Y, Subseries)......................................................
P40 to P47 Configurations ................................................................................................................
Falling Edge Detection Circuit Block Diagram ..................................................................................
P50 to P57 Configurations ................................................................................................................
P64 to P67 Configurations ................................................................................................................
P70 to P75 Configurations ................................................................................................................
Port Mode Register (PM0, PM2 to PM7) Format ..............................................................................
Pull-Up Resistor Option Register (PU0, PU2 to PU7) Format ..........................................................
121
125
125
126
127
128
130
130
131
132
132
133
134
135
137
139
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
Clock Generator Block Diagram .......................................................................................................
Subsystem Clock Feedback Resistor ...............................................................................................
Processor Clock Control Register (PCC) Format .............................................................................
External Circuit of Main System Clock Oscillator..............................................................................
External Circuit of Subsystem Clock Oscillator.................................................................................
Examples of Incorrect Oscillator Connection ....................................................................................
Main System Clock Stop Function ....................................................................................................
System Clock and CPU Clock Switching ..........................................................................................
144
145
146
147
148
149
153
156