![](http://datasheet.mmic.net.cn/380000/-PD703002_datasheet_16744883/-PD703002_13.png)
μ
PD703002
13
2. FUNCTION BLOCKS
2.1 Internal Units
2.1.1 CPU
Most instructions, such as address calculation, arithmetic and logic operation, and data transfer, are executed
in one clock cycle under control of 5-stage pipeline.
The CPU also includes dedicated hardware such as a multiplier (16 by 16) and a 32-bit barrel shifter, aiming at
processing complex instructions at high speeds.
In addition, the CPU can access internal ROM (90 Kbytes) and RAM (3 Kbytes) in one clock cycle.
2.1.2 Bus control unit (BCU)
The BCU initiates necessary external bus cycles based on the physical address given by the CPU. When an
instruction fetch of external memory is executed, if no bus cycle initiation is requested by the CPU, the BCU creates
a prefetch address to prefetch an instruction code. The prefetched instruction code is taken into the internal
instruction queue.
2.1.3 ROM
The ROM has a capacity of 90 Kbytes and is mapped from the address 00000000H. Access to the ROM is
enabled/disabled by setting the MODE0 and MODE1 pins.
The CPU can access any address of the ROM in one clock cycle (to fetch an instruction).
2.1.4 RAM
This RAM has a capacity of 3 Kbytes and is mapped from address FFFFE000H. The CPU can access any address
of the RAM in one clock cycle (to access data).
2.1.5 Port
The
μ
PD703000 is provided with a total of 68 input/output port pins (of which one is an input port pin), or ports
0 through 10. These port pins can be used as the control pins.
2.1.6 Interrupt controller (INTC)
The interrupt controller controls various interrupt requests (NMI, INTP00-INTP03, and INTP10-INTP13) issued
by peripheral hardware or external devices. Up to eight levels of interrupt priority can be individually specified for
each interrupt request. In addition, multiplexed processing control can be performed.
2.1.7 Clock generator (CG)
The clock generator generates a CPU operating clock whose frequency is 1 or 5 times as high as (with the internal
PLL) or half (without the internal PLL) the frequency of the resonator connected across the X1 and X2 pins. Instead
of connecting a resonator, a clock signal can be input from off-chip.
2.1.8 Real-time pulse unit (RPU)
The RPU which includes a 16-bit timer/event counter and a 16-bit interval timer, measures pulse intervals
and pulse frequency, and outputs programmable pulses.