- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9995 > XRT75R03DIVTR (Exar Corporation)IC LIU E3/DS3/STS-1 3CH 128LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT75R03DIVTR |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 81/135頁(yè) |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 3CH 128LQFP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 3/3 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP（14x20） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)
XRT75R03D
II
REV. 1.0.4
THREE CHANNEL E3/DS3/STS-1 LINE
6.0 THE RECEIVER SECTION: ................................................................................................................. 44
6.1 AGC/EQUALIZER: .......................................................................................................................................... 44
6.1.1 INTERFERENCE TOLERANCE: ................................................................................................................................ 45
FIGURE 18. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1................................................................................................ 45
FIGURE 19. INTERFERENCE MARGIN TEST SET UP FOR E3. ............................................................................................................ 46
TABLE 9: INTERFERENCE MARGIN TEST RESULTS ........................................................................................................................... 46
6.2 CLOCK AND DATA RECOVERY: .................................................................................................................. 46
6.3 B3ZS/HDB3 DECODER: ................................................................................................................................ 47
6.4 LOS (LOSS OF SIGNAL) DETECTOR: ......................................................................................................... 47
6.4.1 DS3/STS-1 LOS CONDITION: .................................................................................................................................... 47
TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOSTHR AND REQEN (DS3
AND
STS-1 APPLICATIONS)............................................................................................................................................. 47
DISABLING ALOS/DLOS DETECTION: .......................................................................................................... 47
6.4.2 E3 LOS CONDITION:.................................................................................................................................................. 47
FIGURE 20. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775.......................................................................................... 48
FIGURE 21. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775. ......................................................................................... 48
6.4.3 MUTING THE RECOVERED DATA WITH LOS CONDITION:................................................................................... 49
7.0 JITTER: ................................................................................................................................................ 49
7.1 JITTER TOLERANCE - RECEIVER: .............................................................................................................. 49
FIGURE 22. JITTER TOLERANCE MEASUREMENTS ........................................................................................................................... 49
7.1.1 DS3/STS-1 JITTER TOLERANCE REQUIREMENTS:............................................................................................... 49
FIGURE 23. INPUT JITTER TOLERANCE FOR DS3/STS-1................................................................................................................ 50
7.1.2 E3 JITTER TOLERANCE REQUIREMENTS:............................................................................................................. 50
FIGURE 24. INPUT JITTER TOLERANCE FOR E3 .............................................................................................................................. 50
TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE) .................................................................. 51
7.2 JITTER TRANSFER - RECEIVER/TRANSMITTER: ...................................................................................... 51
TABLE 12: JITTER TRANSFER SPECIFICATION/REFERENCES ............................................................................................................ 51
7.3 JITTER ATTENUATOR: ................................................................................................................................. 51
TABLE 13: JITTER TRANSFER PASS MASKS .................................................................................................................................... 52
FIGURE 25. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE................................................................ 52
7.3.1 JITTER GENERATION: .............................................................................................................................................. 52
8.0 SERIAL HOST INTERFACE: ............................................................................................................... 52
TABLE 14: FUNCTIONS OF SHARED PINS ......................................................................................................................................... 53
TABLE 15: XRT75R03D REGISTER MAP - QUICK LOOK ................................................................................................................. 54
Legend: ..................................................................................................................................................................... 57
THE REGISTER MAP AND DESCRIPTION FOR THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU IC57
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JITTER ATTENUATOR IC
57
THE GLOBAL/CHIP-LEVEL REGISTERS ................................................................................................ 59
TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS ................................................................................................. 59
REGISTER DESCRIPTION - GLOBAL REGISTERS ............................................................................... 59
TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0X00) ............................................................... 59
TABLE 19: BLOCK LEVEL INTERRUPT ENABLE REGISTER - CR32 (ADDRESS LOCATION = 0X20)....................................................... 62
TABLE 20: BLOCK LEVEL INTERRUPT STATUS REGISTER - CR33 (ADDRESS LOCATION = 0X21)....................................................... 63
TABLE 21: DEVICE/PART NUMBER REGISTER - CR62 (ADDRESS LOCATION = 0X3E) ....................................................................... 64
TABLE 22: CHIP REVISION NUMBER REGISTER - CR63 (ADDRESS LOCATION = 0X3F)..................................................................... 65
THE PER-CHANNEL REGISTERS ........................................................................................................... 65
TABLE 23: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JITTER ATTENUATOR IC
65
REGISTER DESCRIPTION - PER CHANNEL REGISTERS .................................................................... 67
TABLE 24: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X01 .............................................. 67
TABLE 25: SOURCE LEVEL INTERRUPT STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X02 .............................................. 69
TABLE 26: ALARM STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X03............................................................................. 71
TABLE 27: TRANSMIT CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X04 ..................................................................... 76
TABLE 28: RECEIVE CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X05 ....................................................................... 79
TABLE 29: CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X06 ...................................................................... 81
TABLE 30: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07 ..................................................... 84
9.0 DIAGNOSTIC FEATURES: ................................................................................................................. 86
9.1 PRBS GENERATOR AND DETECTOR: ........................................................................................................ 86
FIGURE 26. PRBS MODE ............................................................................................................................................................. 86
9.2 LOOPBACKS: ................................................................................................................................................ 86
9.2.1 ANALOG LOOPBACK:............................................................................................................................................... 86
FIGURE 27. ANALOG LOOPBACK..................................................................................................................................................... 87
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-21V-MX-F2 | CONVERTER MOD DC/DC 5.8V 75W |
| XRT75L02IVTR-F | IC LIU E3/DS3/STS-1 2CH 100TQFP |
| IDT723631L20PFI8 | IC FIFO SYNC 512X36 120-TQFP |
| ISL26313FBZ | IC ADC 12BIT SPI/SRL 125K 8SOIC |
| IDT723643L15PF8 | IC FIFO SYNC 1024X36 128QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT75R03DIVTR-F | 功能描述:接口 - 專用 RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59 |
| XRT75R03ES | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3CH T3/E3/STS1LIU+JA 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT75R03IV | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT75R03IV-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3-Ch E3/DS3/STS-1 RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT75R03IVTR | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。