
17
x r
PRELIMINARY
E3 UNI FOR ATM
XRT7234
REV. P1.0.0
7
7
MOTO
I
Motorola/Intel Processor Interface Select Mode:
This input pin allows
the user to configure the Microprocessor Interface to interface with either
a “Motorola-type” or “Intel-type” microprocessor/microcontroller. Tying
this input pin to VCC, configures the microprocessor interface to operate
in the Motorola mode (e.g., the UNI device can be readily interfaced to a
“Motorola type” local microprocessor). Tying this input pin to GND configures
the Microprocessor Interface to operate in the Intel Mode (e.g., the UNI
device can be readily interfaced to a Intel type” local microprocessor).
8
RLOL
I
Receive Loss of Lock Indicator—from the XR-T7295E E3 Line Receiver
IC.
This input pin is intended to be connected to the RLOL (Receive Loss of
Lock) output pin of the XR-T7295E E3 Line Receiver IC. The user can
monitor the state of this pin by reading the state of Bit 1 (RLOL) within
the Line Interface Scan Register (Address = 85h).
If this input pin is “l(fā)ow”, then it means that the phase-locked-loop circuitry, within
the XR-T7295E device is properly locked onto the incoming E3 data-
stream; and is properly recovering clock and data from this E3 data-stream.
However, if this input pin is “high”, then it means that the phase-locked-
loop circuitry, within the XR-T7295E device has lost lock with the incoming
E3 data-stream, and is not properly recovering clock and data.
For more information on the operation of the XR-T7295E E3 Line
Receiver IC, please consult the “XR-T7295E E3 Integrated Line Receiver”
data sheet.
Note:
If the customer is not using the XR-T7295E E3 Line Receiver, he/she
can use this input pin for other purposes.
8
9
D11
I/O
Bi-directional Data bus (Microprocessor Interface Section):
This pin
is inactive if the Microprocessor Interface block is configured to operate
over an 8 bit data bus. (Please see description for D15)
10
TxFrame
O
Transmit End of E3 Frame Indicator:
This output pin indicates that the
last bit of an outbound E3 frame, is being transmitted from the TxPOS
and TxNEG output pins. This pin marks the end of E3 frame by pulsing
“high” for one bit period at the end of each frame.
9
11
D10
I/O
Bi-directional Data bus (Microprocessor Interface Section):
This pin
is inactive if the Microprocessor Interface block is configured to operate
over an 8 bit data bus. (Please see description for D15)
PIN DESCRIPTION (CONTINUED)
Pin
No.
100 Pin Package
Pin No. 160
PinPackage
Symbol
Type
Description