參數(shù)資料
型號: XRT16L2552
廠商: Exar Corporation
英文描述: 2.25V TO 5.5V DUART WITH 16-BYTE FIFO
中文描述: 2.25V至5.5V的杜阿爾特16字節(jié)FIFO
文件頁數(shù): 8/47頁
文件大小: 413K
代理商: XRT16L2552
XR16L2552
2.25V TO 5.5V DUART WITH 16-BYTE FIFO
xr
REV. 1.1.1
8
2.5
The UART provides the user with the capability to bi-directionally transfer information between an external
CPU and an external serial communication device. A logic 0 on chip select pin (CS#) allows the user to select
the UART and then using the channel select (CHSEL) pin, the user can select channel A or B to configure,
send transmit data and/or unload receive data to/from the UART. Individual channel select functions are shown
in
Table 1
.
Channel A and B Selection
2.6
Each UART channel in the L2552 has a set of enhanced registers for controlling, monitoring and data loading
and unloading. The configuration register set is compatible to those already available in the standard single
16C550 and dual ST16C2550. These registers function as data holding registers (THR/RHR), interrupt status
and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/
LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/
DLM), and a user accessible scratchpad register (SPR).
Beyond the general 16C2550 features and capabilities, the L2552 offers enhanced feature registers (AFR,
EFR, Xon/Xoff 1, Xon/Xoff 2) that provide automatic RTS and CTS hardware flow control, automatic Xon/Xoff
software flow control, and simultaneous writes to both channels. All the register functions are discussed in full
detail later in
“Section 3.0, UART INTERNAL REGISTERS” on page 21
.
2.7
Simultaneous Write to Channel A and B
During a write mode cycle, the setting of Alternate Function Register (AFR) bit-0 to a logic 1 will override the
CHSEL selection and allows a simultaneous write to both UART channel sections. This functional capability
allow the registers in both UART channels to be modified concurrently, saving individual channel initialization
time. Caution should be exercised, however, when using this capability. Any in-process serial data transfer
may be disrupted by changing an active channel’s mode.
2.8
DMA Mode
The device does not support direct memory access. The DMA Mode (a legacy term) in this document doesn’t
mean “direct memory access” but refers to data block transfer operation. The DMA mode affects the state of
the RXRDY# A/B (MF# A/B becomes RXRDY# A/B output when AFR[2:1] = ‘10’) and TXRDY# A/B output
pins. The transmit and receive FIFO trigger levels provide additional flexibility to the user for block mode
operation. The LSR bits 5-6 provide an indication when the transmitter is empty or has an empty location(s) for
more data. The user can optionally operate the transmit and receive FIFO in the DMA mode (FCR bit-3=1).
When the transmit and receive FIFO are enabled and the DMA mode is disabled (FCR bit-3 = 0), the L2552 is
placed in single-character mode for data transmit or receive operation. When DMA mode is enabled (FCR bit-
3 = 1), the user takes advantage of block mode operation by loading or unloading the FIFO in a block
sequence determined by the programmed trigger level. The following table show their behavior. Also see
Figure 18
through
Figure 23
.
Channel A and B Internal Registers
T
ABLE
1: C
HANNEL
A
AND
B S
ELECT
CS#
CHSEL
F
UNCTION
1
X
UART de-selected
0
1
Channel A selected
0
0
Channel B selected
相關PDF資料
PDF描述
XRT3591 SINGLECHIP V. 35 TRANSCEIVER
XRT3591B SINGLECHIP V. 35 TRANSCEIVER
XRT3591BID SINGLECHIP V. 35 TRANSCEIVER
XRT3591BIP SINGLECHIP V. 35 TRANSCEIVER
XRT4000 Universal Multiprotocol Serial Interface
相關代理商/技術參數(shù)
參數(shù)描述
XRT2588CN 制造商:Exar Corporation 功能描述:
XR-T2713CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Subscriber Line Metering/Monitoring Circuit
XR-T3588 制造商:EXAR 制造商全稱:EXAR 功能描述:V.35 Interface Receiver/Transmitter
XR-T3588-89ES 制造商:EXAR 制造商全稱:EXAR 功能描述:XR-T3588/89 Evaluation System
XRT3588CN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-INTERFACE TRANSMITTER