- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10747 > XRD98L59AIGTR-F (Exar Corporation)IC CCD DIGITIZER 10BIT 28TSSOP PDF資料下載
參數資料
| 型號： | XRD98L59AIGTR-F |
| 廠商： | Exar Corporation |
| 文件頁數： | 4/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD DIGITIZER 10BIT 28TSSOP |
| 標準包裝： | 2,500 |
| 位數： | 10 |
| 通道數： | 1 |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數字： | 2.7 V ~ 3.6 V |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
XRD98L59
12
Rev. 2.00
CORRELATED DOUBLE SAMPLE/HOLD (CDS)
The function of the CDS block is to sense the voltage
difference between the black level and video level for
each pixel. The PGA then amplifies this difference to the
desired level for the ADC. The CDS and PGA are fully
differential. The PGA output is converted to a single
ended signal and fed to the ADC. The CCDin pin (CDS
inverting input) should be connected, via a capacitor, to
the CCD output signal. The REFin pin
(CDS non-
inverting input) should be connected, via a capacitor, to
the CCD “Common” voltage. This is typically the CCD
Reference output or ground.
At the beginning (or end) of every video line, the DC
restore switch forces one side of the external capacitors
to an internal Vbias1 level (approximately 0.8V). The DC
restore switch is controlled by the combination of the
CLAMP signal ANDed with the
φ2 clock. (See Figure 5).
During the black reference phase of each CCD pixel the
φ1 (Sample Black Reference) switches are turned on,
shorting the PGA1 inputs to a second bias level. The
Coarse Offset DAC adds an adjustment to the Vbias2
level to cancel offset in the CCD signal. When the
φ1
switches turn off, the pixel black reference(V
BLACK) is
sampled on the internal reference sample capacitors,
and the PGA is ready to gain up the CCD video signal.
During the video phase of each CCD pixel the difference
between the pixel black reference level and video level is
transmitted through the internal reference sample ca-
pacitors and converted to a fully differential signal by the
PGA1 amplifier. At this time the
φ2 (Sample Pixel value)
switches turn on, and the internal video sample capaci-
tors track the amplified difference.
Figure 5. Block Diagram of CDS and PGAs
φ1
CLAMP
Vbias1~0.8V
Vbias2
REFin
CCDin
PGA1
PGA2
CCD
Coarse
Offset
DAC
PGA
CDS
External
DC blocking
capacitors
Internal
black sample
capacitors
(~5PF)
Reset reject
switches
Internal
video sample
DC restore
switches
Fine
Offset
DAC
AGND
To ADC
XRD98L59
φ2
capacitors
(~5PF)
r
ON
120
相關PDF資料 |
PDF描述 |
|---|---|
| MAX9141EKA+T | IC COMPARATOR R-R SGL SOT23-8 |
| XRD9818ACGTR-F | IC 16B CCD/CIS SIG PROC 28TSSOP |
| AD73311ARZ-REEL | IC PROCESSOR FRONT END LP 20SOIC |
| AD73311ARSZ-REEL | IC ANALOG FRONT END 20-SSOP |
| MAX9109EUT+T | IC COMPAR LP SGL SOT23-6 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XRD98L61 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61_01 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV-F | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRD98L61EVAL | 功能描述:數據轉換 IC 開發(fā)工具 Eval Board for XRD98L61AIV RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。