- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3980 > XC4028XLA-09HQ240I (Xilinx Inc)IC FPGA I 2.5V 256 I/O 240HQFP PDF資料下載
參數(shù)資料
| 型號： | XC4028XLA-09HQ240I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA I 2.5V 256 I/O 240HQFP |
| 產(chǎn)品變化通告： | XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | XC4000XLA/XV |
| LAB/CLB數(shù)： | 1024 |
| 邏輯元件/單元數(shù)： | 2432 |
| RAM 位總計： | 32768 |
| 輸入/輸出數(shù)： | 193 |
| 門數(shù)： | 28000 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 240-BFQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 240-PQFP（32x32） |
| 其它名稱： | Q1143124 XC4028XLA09HQ240I |
R
DS015 (v2.0) March 1, 2013 - Product Specification
6-159
XC4000XLA/XV Field Programmable Gate Arrays
6
Product Obsolete/Under Obsolescence
Three-State Register
XC4000XLA/XV devices incorporate an optional register
controlling the three-state enable in the IOBs.The use of
the three-state control register can significantly improve
output enable and disable time.
FastCLK Clock Buffers
The XLA/XV devices incorporate FastCLK clock buffers.
Two FastCLK buffers are available on each of the right and
left edges of the die. Each FastCLK buffer can provide a
fast clock signal (typically < 1.5 ns clock delay) to all the
IOBs within the IOB octant containing the buffer. The Fast-
CLK buffers can be instantiated by use of the BUFFCLK
symbols. (In addition to FastCLK buffers, the Global Early
BUFGE clock buffers #1, #2, #5, and #6 can also provide
fast clock signals (typically < 1.5 ns clock delay) to IOBs on
the top and bottom of the die.
XLA/XV Power Requirements
XC4000XLA devices require 40% less power per CLB than
equivalent XL devices. XC4000XV devices require 42%
less power per CLB than equivalent XLA devices and 65%
less power than XL devices The representative K-Factor for
the following families can be found in Table 2. The K-Factor
predicts device current for typical user designs and is
based on filling the FPGA with active 16-Bit counters and
measuring the device current at 1 MHz. This technique is
described in XBRF14 “A Simple Method of Estimating
Power in XC4000XL/EX/E FPGAs”. To predict device
power (P) using the K-Factor use the following formula:
P=V*K*N*F; where:
P= Device Power
V= Power supply voltage
K= the Device K-Factor
N = number of active registers
F = Frequency in MHz
XLA/XV Logic Performance
XC4000XLA/XV devices feature 30% faster device speed
than XL devices, and consistent performance is achieved
across all family members. Table 3 illustrates the perfor-
mance of the XLA devices. For details regarding the imple-
mentation of these benchmarks refer to XBRF15 “Speed
Metrics for High Performance FPGAs”.
Table 2: K-Factor and Relative Power.
FPGA Family
K-Factor
Power
Relative To
XL
Power
Relative To
XLA
XC4000XL
28
1.00
1.65
XC4000XLA
17
0.60
1.00
XC4000XV
13
0.35
0.58
Table 3: XLA/XV Estimated Benchmark Performance
Register - Register
Benchmarks
Size
Maximum
Frequency
Adder
8-Bit
172 MHz
16-Bit
144 MHz
32-Bit
108 MHz
2 Cascaded Adders
16-Bit
94 MHz
4 Cascaded Adders
16-Bit
57 MHz
Cascaded 4LUTs
1 Level
314 MHz
2 Level
193 MHz
4 Level
108 MHz
6 Level
75 MHz
Interconnect
(Manhattan Distance)
1 CLBs
325 MHz
4 CLBs
260 MHz
16 CLBs
185 MHz
64 CLBs
108 MHz
128 CLBs
81 MHz
Dual Port RAM
(Pipelined)
8-Bits by 16
172 MHz
8-Bits by 256
172 MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V3579S5BF | IC SRAM 1.125MBIT 5NS 208FBGA |
| HMM44DREH | CONN EDGECARD 88POS .156 EYELET |
| KMPC885ZP133 | IC MPU POWERQUICC 133MHZ 357PBGA |
| IDT70V3389S5BF | IC SRAM 1.125MBIT 5NS 208FBGA |
| ASM43DREI | CONN EDGECARD 86POS .156 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4028XLT-09HQ240C | 制造商:Xilinx 功能描述: |
| XC4028XLT-1HQ240C | 制造商:Xilinx 功能描述: |
| XC4036EX-2BG432C | 制造商:Xilinx 功能描述: |
| XC4036EX-2HQ240C | 制造商:Xilinx 功能描述: |
| XC4036EX-3BG352I | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。