參數(shù)資料
型號: XC4028XLA-09HQ240I
廠商: Xilinx Inc
文件頁數(shù): 13/14頁
文件大小: 0K
描述: IC FPGA I 2.5V 256 I/O 240HQFP
產(chǎn)品變化通告: XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標(biāo)準(zhǔn)包裝: 24
系列: XC4000XLA/XV
LAB/CLB數(shù): 1024
邏輯元件/單元數(shù): 2432
RAM 位總計: 32768
輸入/輸出數(shù): 193
門數(shù): 28000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 240-BFQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 240-PQFP(32x32)
其它名稱: Q1143124
XC4028XLA09HQ240I
R
XC4000XLA/XV Field Programmable Gate Arrays
6-164
DS015 (v2.0) March 1, 2013 - Product Specification
Product Obsolete/Under Obsolescence
Pseudo Daisy Chain
As illustrated in Figures 5 and 6, multiple devices with dif-
ferent configurations can be configured in a pseudo daisy
chain provided that all of the devices are in Express mode.
A single combined byte-wide data stream is used to config-
ure the chain of Express mode devices. CCLK pins are tied
together and D0-D7 pins are tied together as a data buss
for all devices along the chain. A status signal is passed
from DOUT of each device to the CS1 input of the device
which follows it in the chain. Frame data is accepted only
when CS1 is High and the device’s configuration memory is
not already full. The lead device in the chain has its CS1
input tied High (or floating, since there is an internal pullup).
The status pin DOUT is initially High for all devices in the
chain until the data stream header of seven bytes is loaded.
This allows header data to be loaded into all devices in the
chain simultaneously. After the header is loaded in all
devices, their DOUT pins are pulled Low disabling configu-
ration of all devices in the chain except the first device. As
each device in the chain is filled, its DOUT goes High driv-
ing High the CS1 input of the next device, thereby enabling
configuration of the next device in the pseudo daisy chain.
The requirement that all DONE pins in a daisy chain be
wired together applies only to Express mode, and only if all
devices in the chain are to become active simultaneously.
All 4000XLA/XV devices in Express mode are synchro-
nized to the DONE pin. User I/O for each device becomes
active after the DONE pin for that device goes High (The
exact timing is determined by BitGen options.)
Since the DONE pin is open-drain and does not drive a
High value, tying the DONE pins of all devices together pre-
vents all devices in the chain from going High until the last
device in the chain has completed its configuration cycle. If
the DONE pin of a device is left unconnected, the device
becomes active as soon as that device has been config-
ured.
Because only XC4000XLA/XV, SpartanXL, and XC5200
devices support Express mode, only these devices can be
used to form an Express mode pseudo daisy chain.
Table 7: Pin Functions During Configuration
(4000XLA/XV Express mode only)
CONFIGURATION MODE
<M2:M1:M0>
USER
OPERATION
EXPRESS MODE
<0:1:0>
PIN FUNCTION
M2(LOW) (I)
M2
M1(HIGH) (I)
M1
M0(LOW) (I)
M0
HDC (HIGH)
I/O
LDC (LOW)
I/O
INIT
I/O
DONE
PROGRAM (I)
PROGRAM
CCLK (I)
DATA 7 (I)
I/O
DATA 6 (I)
I/O
DATA 5 (I)
I/O
DATA 4 (I)
I/O
DATA 3 (I)
I/O
DATA 2 (I)
I/O
DATA 1 (I)
I/O
DATA 0 (I)
I/O
DOUT
SGCK4-I/O
TDI
TDI-I/O
TCK
TCK-I/O
TMS
TMS-I/O
TDO
TDO-(O)
CS1
I/O
Notes
1. A shaded table cell represents the internal
pull-up used before and during
configuration.
2. (I) represents an input; (O) represents an
output.
3. INIT is an open-drain output during
configuration.
相關(guān)PDF資料
PDF描述
IDT70V3579S5BF IC SRAM 1.125MBIT 5NS 208FBGA
HMM44DREH CONN EDGECARD 88POS .156 EYELET
KMPC885ZP133 IC MPU POWERQUICC 133MHZ 357PBGA
IDT70V3389S5BF IC SRAM 1.125MBIT 5NS 208FBGA
ASM43DREI CONN EDGECARD 86POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4028XLT-09HQ240C 制造商:Xilinx 功能描述:
XC4028XLT-1HQ240C 制造商:Xilinx 功能描述:
XC4036EX-2BG432C 制造商:Xilinx 功能描述:
XC4036EX-2HQ240C 制造商:Xilinx 功能描述:
XC4036EX-3BG352I 制造商:Xilinx 功能描述: