Spartan-3 FPGA Family: Pinout Descriptions
DS099 (v3.1) June 27, 2013
Product Specification
173
User I/Os by Bank
Table 99 indicates how the available user-I/O pins are distributed between the eight I/O banks on the FG320 package.
N/A
VCCINT
N6
VCCINT
N/A
VCCINT
N7
VCCINT
VCCAUX
CCLK
T15
CONFIG
VCCAUX
DONE
R15
CONFIG
VCCAUX
HSWAP_EN
E6
CONFIG
VCCAUX
M0
P5
CONFIG
VCCAUX
M1
U3
CONFIG
VCCAUX
M2
R4
CONFIG
VCCAUX
PROG_B
E5
CONFIG
VCCAUX
TCK
E14
JTAG
VCCAUX
TDI
D4
JTAG
VCCAUX
TDO
D15
JTAG
VCCAUX
TMS
B16
JTAG
Table 99: User I/Os Per Bank in FG320 Package
Package Edge
I/O Bank
Maximum
I/O
Maximum
LVDS Pairs
All Possible I/O Pins by Type
I/O
DUAL
DCI
VREF
GCLK
Top
0
26
11
19
0
2
3
2
1
26
11
19
0
2
3
2
Right
2
29
14
23
0
2
4
0
3
29
14
23
0
2
4
0
Bottom
4
27
11
13
6
2
4
2
5
26
11
13
6
2
3
2
Left
6
29
14
23
0
2
4
0
7
29
14
23
0
2
4
0
Table 98: FG320 Package Pinout (Cont’d)
Bank
XC3S400, XC3S1000, XC3S1500
Pin Name
FG320
Pin Number
Type