參數(shù)資料
型號(hào)： XC3190A-3PC84C
廠商： Xilinx Inc
文件頁數(shù)： 55/76頁
文件大小： 0K
描述： IC LOGIC CL ARRAY 9000GAT 84PLCC
產(chǎn)品變化通告： XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標(biāo)準(zhǔn)包裝： 1
系列： XC3000A/L
LAB/CLB數(shù)： 320
RAM 位總計(jì)： 64160
輸入/輸出數(shù)： 70
門數(shù)： 6000
電源電壓： 4.25 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 84-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 84-PLCC
產(chǎn)品目錄頁面： 601 (CN2011-ZH PDF)
其它名稱： 122-1046
R
November 9, 1998 (Version 3.1)
7-61
XC3000 Series Field Programmable Gate Arrays
7
XC3100L CLB Switching Characteristics Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Notes:
1. The CLB K to Q delay (TCKO, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data
In hold time requirement (TCKDI, #5) of any CLB on the same die.
2. TILO, TQLO and TICK are specified for 4-input functions. For 5-input functions or base FGM functions, each of these
specifications for the XC3100L family increase by 0.35 ns (-3) and 0.29 ns (-2).
Speed Grade
-3
-2
Description
Symbol
Min
Max
Min
Max
Units
Combinatorial Delay
Logic Variables A, B, C, D, E, to outputs X or Y
1
TILO
2.7
2.2
ns
Sequential delay
Clock k to outputs X or Y
Clock k to outputs X or Y when Q is returned
through function generators F or G to drive X or Y
8TCKO
TQLO
2.1
4.3
1.7
3.5
ns
Set-up time before clock K
Logic Variables
A, B, C, D, E
Data In
DI
Enable Clock
EC
Reset Direct Inactive
RD
2
4
6
TICK
TDICK
TECCK
2.1
1.4
2.7
1.0
1.8
1.3
2.5
1.0
ns
Hold Time after clock K
Logic Variables
A, B, C, D, E
Data In
DI
Enable Clock
EC
3
5
7
TCKI
TCKDI
TCKEC
0
0.9
0.7
0
0.9
0.7
ns
Clock
Clock High time
Clock Low time
Max. flip-flop toggle rate
11
12
TCH
TCL
FCLK
1.6
270
1.3
325
ns
MHz
Reset Direct (RD)
RD width
delay from RD to outputs X or Y
13
9
TRPW
TRIO
2.7
3.1
2.3
2.7
ns
Global Reset (RESET Pad)
RESET width (Low)
(XC3142L)
delay from RESET pad to outputs X or Y
TMRW
TMRQ
12.0
ns
Advance
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ABC65DRXS CONN EDGECARD 130PS .100 DIP SLD
25LC040AX-I/ST IC EEPROM 4KBIT 10MHZ 8TSSOP
25LC040AT-I/ST IC EEPROM 4KBIT 10MHZ 8TSSOP
XC3S700A-5FGG400C IC SPARTAN-3A FPGA 700K 400FBGA
25LC040AT-I/MS IC EEPROM 4KBIT 10MHZ 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3190A-3PC84I 制造商:Xilinx 功能描述:
XC3190A-3PG175C 制造商:Xilinx 功能描述:
XC3190A-3PG175I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3190A-3PP175C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3190A-3PP175I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*