參數(shù)資料
型號: XC3190A-3PC84C
廠商: Xilinx Inc
文件頁數(shù): 44/76頁
文件大?。?/td> 0K
描述: IC LOGIC CL ARRAY 9000GAT 84PLCC
產(chǎn)品變化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標(biāo)準(zhǔn)包裝: 1
系列: XC3000A/L
LAB/CLB數(shù): 320
RAM 位總計: 64160
輸入/輸出數(shù): 70
門數(shù): 6000
電源電壓: 4.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 84-PLCC
產(chǎn)品目錄頁面: 601 (CN2011-ZH PDF)
其它名稱: 122-1046
R
November 9, 1998 (Version 3.1)
7-51
XC3000 Series Field Programmable Gate Arrays
7
XC3000L IOB Switching Characteristics Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output
rise/fall times are approximately four times longer.
2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal
pull-up resistor or alternatively configured as a driven output or driven from an external source.
3. Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract
clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is
negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.
4. TPID, TPTG, and TPICK are 3 ns higher for XTL2 when the pin is configured as a user input.
Speed Grade
-8
Description
Symbol
Min
Max
Units
Propagation Delays (Input)
Pad to Direct In (I)
Pad to Registered In (Q) with latch transparent
Clock (IK) to Registered In (Q)
3
4
TPID
TPTG
TIKRI
5.0
24.0
6.0
ns
Set-up Time (Input)
Pad to Clock (IK) set-up time
1
TPICK
22.0
ns
Propagation Delays (Output)
Clock (OK) to Pad
(fast)
same
(slew rate limited)
Output (O) to Pad
(fast)
same
(slew-rate limited)
3-state to Pad begin hi-Z
(fast)
same
(slew-rate limited)
3-state to Pad active and valid
(fast)
same
(slew -rate limited)
7
10
9
8
TOKPO
TOPF
TOPS
TTSHZ
TTSON
12.0
28.0
9.0
25.0
12.0
28.0
16.0
32.0
ns
Set-up and Hold Times (Output)
Output (O) to clock (OK) set-up time
Output (O) to clock (OK) hold time
5
6
TOOK
TOKO
12.0
0
ns
Clock
Clock High time
Clock Low time
Max. flip-flop toggle rate
11
12
TIOH
TIOL
FCLK
5.0
80.0
ns
MHz
Global Reset Delays (based on XC3042L)
RESET Pad to Registered In
(Q)
RESET Pad to output pad
(fast)
(slew-rate limited)
13
15
TRRI
TRPO
25.0
35.0
51.0
ns
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ABC65DRXS CONN EDGECARD 130PS .100 DIP SLD
25LC040AX-I/ST IC EEPROM 4KBIT 10MHZ 8TSSOP
25LC040AT-I/ST IC EEPROM 4KBIT 10MHZ 8TSSOP
XC3S700A-5FGG400C IC SPARTAN-3A FPGA 700K 400FBGA
25LC040AT-I/MS IC EEPROM 4KBIT 10MHZ 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3190A-3PC84I 制造商:Xilinx 功能描述:
XC3190A-3PG175C 制造商:Xilinx 功能描述:
XC3190A-3PG175I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3190A-3PP175C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3190A-3PP175I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)