參數(shù)資料
型號: XC161CS-32F
廠商: INFINEON TECHNOLOGIES AG
英文描述: 16-Bit Single-Chip Microcontroller with C166SV2 Core
中文描述: 16位單片機(jī)與C166SV2核心
文件頁數(shù): 68/84頁
文件大小: 1166K
代理商: XC161CS-32F
XC161-32
Derivatives
Electrical Parameters
Data Sheet
66
V1.0, 2004-11
CPU and EBC are clocked with the CPU clock signal
f
CPU
. The CPU clock can have the
same frequency as the master clock (
f
CPU
=
f
MC
) or can be the master clock divided by
two:
f
CPU
=
f
MC
/ 2. This factor is selected by bit CPSYS in register SYSCON1.
The specification of the external timing (AC Characteristics) depends on the period of the
CPU clock, called “TCP”.
The other peripherals are supplied with the system clock signal
f
SYS
which has the same
frequency as the CPU clock signal
f
CPU
.
Bypass Operation
When bypass operation is configured (PLLCTRL = 0x
B
) the master clock is derived from
the internal oscillator (input clock signal XTAL1) through the input- and output-
prescalers:
f
MC
=
f
OSC
/ ((PLLIDIV+1)
×
(PLLODIV+1)).
If both divider factors are selected as ‘1’ (PLLIDIV = PLLODIV = ‘0’) the frequency of
f
MC
directly follows the frequency of
f
OSC
so the high and low time of
f
MC
is defined by the duty
cycle of the input clock
f
OSC
.
The lowest master clock frequency is achieved by selecting the maximum values for both
divider factors:
f
MC
=
f
OSC
/ ((3 + 1)
×
(14 + 1)) =
f
OSC
/ 60.
Phase Locked Loop (PLL)
When PLL operation is configured (PLLCTRL = 11
B
) the on-chip phase locked loop is
enabled and provides the master clock. The PLL multiplies the input frequency by the
factor
F
(
f
MC
=
f
OSC
×
F
) which results from the input divider, the multiplication factor, and
the output divider (
F
= PLLMUL+1 / (PLLIDIV+1
×
PLLODIV+1)). The PLL circuit
synchronizes the master clock to the input clock. This synchronization is done smoothly,
i.e. the master clock frequency does not change abruptly.
Due to this adaptation to the input clock the frequency of
f
MC
is constantly adjusted so it
is locked to
f
OSC
. The slight variation causes a jitter of
f
MC
which also affects the duration
of individual TCMs.
The timing listed in the AC Characteristics refers to TCPs. Because
f
CPU
is derived from
f
MC
, the timing must be calculated using the minimum TCP possible under the respective
circumstances.
The actual minimum value for TCP depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCP is lower than
for one single TCP (see formula and
Figure 15
).
This is especially important for bus cycles using waitstates and e.g. for the operation of
timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train
相關(guān)PDF資料
PDF描述
XC164-32F 16-Bit Single-Chip Microcontroller with C166SV2 Core
XC164CM 16-bit Microcontroller
XC164CS 16-Bit Single-Chip Microcontroller
XC164CS-16F 16-Bit Single-Chip Microcontroller with C166SV2 Core
XC164D 16-Bit Single-Chip Microcontroller with C166SV2 Core
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC161CS-32F_06 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core
XC161CS32F40FBBAFXUMA1 制造商:Infineon Technologies AG 功能描述:MCU 16-BIT XC166 CISC/DSP/RISC 256KB FLASH 2.5V/5V 144-PIN TQFP 制造商:Infineon Technologies AG 功能描述:16 BIT FLASH - Tape and Reel 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT FLASH 144-TQFP
XC161CS32F40FBBAKXUMA1 制造商:Infineon Technologies AG 功能描述:MCU 16-Bit XC166 CISC/DSP/RISC 256KB Flash 2.5V/5V 144-Pin TQFP 制造商:Infineon Technologies AG 功能描述:16 BIT FLASH - Tape and Reel 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT 256KB TQFP-144-19
XC164-16 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core Volume 2 (of 2): Peripheral Units
XC164-32F 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core