參數(shù)資料
型號: XA3S700A-4FGG484Q
廠商: Xilinx Inc
文件頁數(shù): 10/57頁
文件大小: 0K
描述: IC FPGA SPARTAN-3A 700K 484-FBGA
產(chǎn)品培訓模塊: Extended Spartan 3A FPGA Family
標準包裝: 1
系列: Spartan®-3A XA
LAB/CLB數(shù): 1472
邏輯元件/單元數(shù): 13248
RAM 位總計: 368640
輸入/輸出數(shù): 372
門數(shù): 700000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 484-BBGA
供應商設備封裝: 484-FBGA
XA Spartan-3A Automotive FPGA Family Data Sheet
DS681 (v2.0) April 22, 2011
Product Specification
18
I/O Timing
Pin-to-Pin Clock-to-Output Times
Table 18: Pin-to-Pin Clock-to-Output Times for the IOB Output Path
Symbol
Description
Conditions
Device
Speed Grade: -4
Units
Max
Clock-to-Output Times
TICKOFDCM
When reading from the Output Flip-Flop
(OFF), the time from the active transition on
the Global Clock pin to data appearing at the
Output pin. The DCM is in use.
LVCMOS25(2), 12mA
output drive, Fast slew
rate, with DCM(3)
XA3S200A
3.27
ns
XA3S400A
3.33
ns
XA3S700A
3.50
ns
XA3S1400A
3.99
ns
TICKOF
When reading from OFF, the time from the
active transition on the Global Clock pin to
data appearing at the Output pin. The DCM is
not in use.
LVCMOS25(2), 12mA
output drive, Fast slew
rate, without DCM
XA3S200A
5.24
ns
XA3S400A
5.12
ns
XA3S700A
5.34
ns
XA3S1400A
5.69
ns
Notes:
1.
The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in
2.
This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a
standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, add the appropriate
Input adjustment from Table 22. If the latter is true, add the appropriate Output adjustment from Table 25.
3.
DCM output jitter is included in all measurements.
相關PDF資料
PDF描述
25LC080AT-I/ST IC EEPROM 8KBIT 10MHZ 8TSSOP
25LC080AT-I/MS IC EEPROM 8KBIT 10MHZ 8MSOP
25AA080BT-I/ST IC EEPROM 8KBIT 10MHZ 8TSSOP
25AA080BT-I/MS IC EEPROM 8KBIT 10MHZ 8MSOP
25AA080AT-I/ST IC EEPROM 8KBIT 10MHZ 8TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
XA3SD1800A 制造商:XILINX 制造商全稱:XILINX 功能描述:XA Spartan-3A DSP Automotive FPGA Family Data Sheet
XA3SD1800A-4CSG484I 功能描述:SPARTAN-3ADSP FPGA 1800K 484CSBG RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A DSP XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3SD1800A-4CSG484Q 功能描述:SPARTAN-3ADSP FPGA 1800K 484CSBG RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A DSP XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3SD1800A-4FGG676I 功能描述:SPARTAN-3ADSP FPGA 1800K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A DSP XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3SD1800A-4FGG676Q 功能描述:SPARTAN-3ADSP FPGA 1800K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A DSP XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5