FN8221.3 March 8, 2006 t HSYNCin-to-HSout = 7.5ns + (PHASE/64 +10.5)*tPIXEL
參數(shù)資料
型號(hào): X98027L128-3.3-Z
廠商: Intersil
文件頁數(shù): 27/29頁
文件大?。?/td> 0K
描述: IC TRPL VID DIGITIZER 128MQFP
標(biāo)準(zhǔn)包裝: 660
類型: 視頻數(shù)字轉(zhuǎn)換器
應(yīng)用: 監(jiān)控器,電視
安裝類型: *
封裝/外殼: *
供應(yīng)商設(shè)備封裝: *
包裝: *
7
FN8221.3
March 8, 2006
t
HSYNCin-to-HSout = 7.5ns + (PHASE/64 +10.5)*tPIXEL
D
1
D
3
Programmable
Width and Polarity
Analog
Video In
P
1
P
2
P
3
P
4
P
5
P
6
P
7
P
8
P
0
P
9
D
0
R
P/GP/BP[7:0]
HS
OUT
P
10
P
11
P
12
D
2
The HSYNC edge (programmable leading or trailing) that the DPLL is locked to.
The sampling phase setting determines its relative position to the rest of the AFE’s output signals
DATACLK
R
S/GS/BS[7:0]
HSYNC
IN
The HSYNC edge (programmable leading or trailing) that the DPLL is locked to.
HSYNC
FIGURE 5. 48 BIT OUTPUT MODE
Programmable
Width and Polarity
Analog
Video In
P
1
P
2
P
3
P
4
P
5
P
6
P
7
P
8
P
0
P
9
HS
OUT
P
10
P
11
The HSYNC edge (programmable leading or trailing) that the DPLL is locked to.
The sampling phase setting determines its relative position to the rest of the AFE’s output signals
DATACLK
HSYNC
IN
D
0
R
P/GP/BP[7:0]
D
2
D
1
R
S/GS/BS[7:0]
t
HSYNCin-to-HSout = 7.5ns + (PHASE/64 +8.5)*tPIXEL
FIGURE 6. 48 BIT OUTPUT MODE, INTERLEAVED TIMING
X98027
相關(guān)PDF資料
PDF描述
XC25BS5001MR-G IC CLK BUFFER PLL SOT26
XC25BS7001ER-G IC CLK GENERATOR PLL USP-6C
XC68C812A4PVE5 MCU 16BIT LOW VOLT 112-LQFP
XC74UL00AANR IC GATE NAND 2-INP 25SSOT
XC74UL02AANR IC GATE NOR 2-INP SSOT25
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X-98-499 制造商:Brady Corporation 功能描述:Labels External Width:1"
X9905753 制造商:Belden Inc 功能描述:BOND CLAMP (FINISH GOOD)
X9905754 制造商:Belden Inc 功能描述:BOND CLAMP (FINISH GOOD)
X99284-V3 制造商:HONEYWELL 制造商全稱:Honeywell Solid State Electronics Center 功能描述:NO HOLES IN TERMINALS TERMINALS ARE PLATED SWITCH MATERIALS WILL WITHSTAND TEMPERATURE OF 300
X9C102 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Pot (XDCP)