![](http://datasheet.mmic.net.cn/280000/X1203S8_datasheet_16101075/X1203S8_8.png)
X1203
Characteristics subject to change without notice.
8 of 20
Figure 5. Acknowledge Response From Receiver
SCL from Master
Data Output
from Transmitter
Data Output
from Receiver
8
1
9
Start
Acknowledge
Acknowledge
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
master or slave, will release the bus after transmitting
eight bits. During the ninth clock cycle, the receiver will
pull the SDA line LOW to acknowledge that it received
the eight bits of data. Refer to Figure 5.
The device will respond with an acknowledge after rec-
ognition of a start condition and if the correct Device
Identifier and Select bits are contained in the Slave
Address Byte. If a write operation is selected, the
device will respond with an acknowledge after the
receipt of each subsequent eight bit word. The device
will acknowledge all incoming data and address bytes,
except for:
– The slave address byte when the device identifier
and/or select bits are incorrect
– All data bytes of a write when the WEL in the write
protect register is LOW
– The 2nd data byte of a register write operation (when
only 1 data byte is allowed)
In the read mode, the device will transmit eight bits of
data, release the SDA line, then monitor the line for an
acknowledge. If an acknowledge is detected and no
stop condition is generated by the master, the device
will continue to transmit data. The device will terminate
further data transmissions if an acknowledge is not
detected. The master must then issue a stop condition
to return the device to standby mode and place the
device into a known state.
WRITE OPERATIONS
Byte Write
For a byte write operation, the device requires the
slave address byte and the CCR address bytes. This
gives the master access to any one of the words in the
CCR. (
Note:
Prior to writing to the CCR, the master
must write a 02h, then 06h to the status register in two
preceeding operations to enable the write operation.
See “Writing to the Clock/Control Registers” on page
6.) Upon receipt of each address byte, the X1203
responds with an acknowledge. After receiving both
address bytes the X1203 awaits the eight bits of data.
After receiving the 8 data bits, the X1203 again
responds with an acknowledge. The master then termi-
nates the transfer by generating a stop condition. The
X1203 then begins an internal write cycle of the data to
the nonvolatile memory. During the internal write cycle,
the device inputs are disabled, so the device will not
respond to any requests from the master. The SDA out-
put is at high impedance. See Figure 6.
Page Write
The X1203 has a page write operation. It is initiated in
the same manner as the byte write operation; but
instead of terminating the write cycle after the first data
byte is transferred, the master can transmit up to 7
more bytes to the clock/control registers. (
to writing to the CCR, the master must write a 02h,
then 06h to the status register in two preceeding oper-
ations to enable the write operation. See “Writing to the
Clock/Control Registers” on page 6.)
Note
: Prior