參數(shù)資料
型號: W9751G6JB-25A
廠商: WINBOND ELECTRONICS CORP
元件分類: DRAM
英文描述: 32M X 16 DDR DRAM, 0.4 ns, PBGA84
封裝: 12.50 X 8 MM, ROHS COMPLIANT, WBGA-84
文件頁數(shù): 63/86頁
文件大?。?/td> 1030K
代理商: W9751G6JB-25A
W9751G6JB
Publication Release Date: Mar. 10, 2010
- 66 -
Revision A02
9.14 AC Overshoot / Undershoot Specification
9.14.1 AC Overshoot / Undershoot Specification for Address and Control Pins:
Applies to A0-A12, BA0-BA1, /CS, /RAS, /CAS, /WE, CKE, ODT
PARAMETER
18
25/25I/25A
3
UNIT
Maximum peak amplitude allowed for overshoot area
0.5
V
Maximum peak amplitude allowed for undershoot area
0.5
V
Maximum overshoot area above VDD
0.5
0.66
0.8
V-nS
Maximum undershoot area below VSS
0.5
0.66
0.8
V-nS
9.14.2 AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask pins:
Applies to DQ, LDQS, /LDQS, UDQS, /UDQS, LDM, UDM, CLK, /CLK
PARAMETER
18
25/25I/25A
3
UNIT
Maximum peak amplitude allowed for overshoot area
0.5
V
Maximum peak amplitude allowed for undershoot area
0.5
V
Maximum overshoot area above VDDQ
0.19
0.23
V-nS
Maximum undershoot area below VSSQ
0.19
0.23
V-nS
Maximum Amplitude
Overshoot Area
Undershoot Area
VDD/VDDQ
Volts (V)
Time (nS)
VSS/VSSQ
Figure 29—AC overshoot and undershoot definition
相關(guān)PDF資料
PDF描述
W9751G8JB-18 DDR DRAM, PBGA84
W9812G21H-6I 4M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86
W9812G21H-6C 4M X 32 SYNCHRONOUS DRAM, 4.5 ns, PDSO86
W9812G6JH-6 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
W986416AH-10 4M X 16 SYNCHRONOUS DRAM, 8 ns, PDSO54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W9751G6JB-3 制造商:Winbond Electronics Corp 功能描述:512MB DDRII
W9751G6KB 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6KB-18 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9751G6KB-25 功能描述:IC DDR2 SDRAM 512MBIT 84WBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲器:閃存 存儲器類型:閃存 - NAND 存儲容量:4G(256M x 16) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6
W9751G6KB25A 制造商:WINBOND 制造商全稱:Winbond 功能描述:Double Data Rate architecture: two data transfers per clock cycle