參數(shù)資料
型號(hào): W25P012A
廠商: WINBOND ELECTRONICS CORP
英文描述: 32K×32 Burst Pipeline High-Speed CMOS Static RAM(32K×32位同步脈沖管線(xiàn)高速CMOS靜態(tài)RAM)
中文描述: 32K的管道爆裂× 32高速CMOS靜態(tài)RAM(32K的× 32位同步脈沖管線(xiàn)高速的CMOS靜態(tài)RAM)的
文件頁(yè)數(shù): 4/16頁(yè)
文件大?。?/td> 308K
代理商: W25P012A
W25P012A
- 4 -
FUNCTIONAL DESCRIPTION
The W25P012A is a synchronous-burst pipelined SRAM designed for use in high-end personal
computers. It supports two burst address sequences for Intel
systems and linear mode, which can
be controlled by the
LBO
pin. The burst cycles are initiated by ADSP or ADSC and the burst
counter is incremented whenever ADV is sampled low. The device can also be switched to non-
pipelined mode if necessary.
BURST ADDRESS SEQUENCE
INTEL SYSTEM (LBO = V
DDQ
)
A[1:0]
A[1:0]
00
01
01
00
10
11
11
10
LINEAR MODE (LBO = V
SSQ
)
A[1:0]
A[1:0]
00
01
01
10
10
11
11
00
A[1:0]
10
11
00
01
A[1:0]
11
10
01
00
A[1:0]
10
11
00
01
A[1:0]
11
00
01
10
External Start Address
Second Address
Third Address
Fourth Address
The device supports several types of write mode operations. The BWE and BW [4:1] support
individual byte writes. The BE[7:0] signals can be directly connected to the SRAM BW [4:1]. The
GW signal is used to override the byte enable signals and allows the cache controller to write all
bytes to the SRAM, no matter what the byte write enable signals are. The various write modes are
indicated in the Write Table below. Note that in pipelined mode, the byte write enable signals are not
latched by the SRAM with addresses but with data. In pipelined mode, the cache controller must
ensure the SRAM latches both data and valid byte enable signals from the processor.
TRUTH TABLE
CYCLE
ADDRESS
USED
No
No
No
No
No
External
External
Next
Next
Next
Next
Current
Current
Current
CE1
CE2
CE3
ADSP
ADSC
ADV
OE
DATA
WRITE*
Unselected
Unselected
Unselected
Unselected
Unselected
Begin Read
Begin Read
Continue Read
Continue Read
Continue Read
Continue Read
Suspend Read
Suspend Read
Suspend Read
1
0
0
0
0
0
0
X
X
1
1
X
X
1
X
X
0
X
0
1
1
X
X
X
X
X
X
X
X
1
X
1
X
0
0
X
X
X
X
X
X
X
X
0
0
1
1
0
1
1
1
X
X
1
1
X
0
X
X
0
0
X
0
1
1
1
1
1
1
1
X
X
X
X
X
X
X
0
0
0
0
1
1
1
X
X
X
X
X
X
X
1
0
1
0
1
0
1
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
D-Out
Hi-Z
D-Out
Hi-Z
D-Out
Hi-Z
X
X
X
X
X
X
Read
Read
Read
Read
Read
Read
Read
Read
相關(guān)PDF資料
PDF描述
W25P022A 64K×32 Burst Pipeline High-Speed CMOS Static RAM(64K×32位同步脈沖管線(xiàn)高速CMOS靜態(tài)RAM)
W25P022A-6 64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022A-7 64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AF-6 64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AF-7 64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25P022A 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022A-6 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022A-7 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AD-6 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AD-7 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM