- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359423 > VS6724 (意法半導(dǎo)體) 2 Megapixel single-chip camera module PDF資料下載
參數(shù)資料
| 型號： | VS6724 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 2 Megapixel single-chip camera module |
| 中文描述： | 兩百萬像素的單芯片相機模塊 |
| 文件頁數(shù)： | 25/118頁 |
| 文件大?。?/td> | 1200K |
| 代理商： | VS6724 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
VS6724
Functional description
25/118
Power Down/Up:
The power down state is entered when CE is pulled low or the supplies
are removed.
During the power-down state (CE = logic 0)
The internal digital supply of the VS6724 is shut down by an internal switch
mechanism. This method allows a very low power-down current value.
The device input / outputs are fail-safe, and consequently can be considered high
impedance.
●
●
During the power-up sequence (CE = logic 1)
The digital supplies must be on and stable.
The internal digital supply of the VS6724 is enabled by an internal switch mechanism.
All internal registers are reset to default values by an internal power on reset cell.
●
●
●
Figure 11. Power up sequence
STANDBY mode:
The VS6724 enters STANDBY mode when the CE pin on the device is
pulled HIGH. Power consumption is very low, most clocks inside the device are switched off.
In this state I2C communication is possible when CLK is present and when the
microprocessor is enabled.
All registers are reset to their default values. The device I/O pins have a very high-
impedance.
Uninitialised = RAW
: The initialize mode is defined as supplies present, the CE signal is
logic 1 and the microcontroller clock has been activated.
During initialize mode the device firmware may be patched. This state is provided as an
intermediary configuration state and is not central to regular operation of the device.
The analogue video block is powered down, leading to a lower global consumption
CE
CLK
AVDD (2.8V)
VDD (1.8V/2.8V)
SDA
SCL
t3
t4
t1 >= 0 ns
t2 >= 0 ns
t3 >= 0 ns
t4 >= 200 μs
Constraints:
t5
low level command(0xC003): enable clocks
setup commands
t5 >= 7 ms (based on 12 MHz external clock frequency, delay is inversely proportional to
external clock. Max delay for 6 MHz = 14 ms.)
standby
POWER DOWN
uninitialised mode
t1
t2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VS8002LC | Logic IC |
| VS8001FC | Logic IC |
| VS8001FI | Logic IC |
| VS8001LC | Logic IC |
| VS8001LI | Logic IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VS6724P0FY | 制造商:STMicroelectronics 功能描述: |
| VS6724Q0FB | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Megapixel single-chip camera module |
| VS6725 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 megapixel single-chip camera module |
| VS6725Q045 | 制造商:STMicroelectronics 功能描述: |
| VS6725XQ045/TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 megapixel single-chip camera module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。