- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202515 > VNC1L-1A (Future Technology Devices International Ltd) PDF資料下載
參數(shù)資料
| 型號： | VNC1L-1A |
| 廠商： | Future Technology Devices International Ltd |
| 元件分類： | 總線控制器 |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 0.50 MM PITCH, GREEN, LQFP-48 |
| 文件頁數(shù)： | 8/32頁 |
| 文件大?。?/td> | 672K |
| 代理商： | VNC1L-1A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Copyright 2009 Future Technology Devices International Limited
16
Document Reference No.: FT_000030
Vinculum VNC1L Embedded USB Host Controller IC Datasheet Version 2.02
Clearance No.: FTDI# 50
5.2 SPI Interface
When the data and control buses are configured in SPI mode, the interface operates as an SPI Slave. An
SPI master is required to provide the clock (SCLK) signal and set the chip select (CS) for the duration of
the transaction. The SPI interface is a polled 4-wire interface which can operate at speeds up to 12MHz
The SPI interface differs from most other implementations in that it uses a 13 clock sequence to transfer
a single byte of data. In addition to a Start state, the SPI master must send two setup bits which
indicate data direction and target address. The encoding of the setup bits is shown in Table 5.3. A single
data byte is transmitted in each SPI transaction, with the most significant bit transmitted first.
After each transaction VNC1L returns a single status bit. This indicates if a Data Write was successful or a
Data Read was valid.
Direction
(R/W)
Target
Address
Operation
Meaning
1
0
Data Read
Retrieve byte from Transmit Buffer
1
Status Read
Read SPI Interface Status
0
Data Write
Add byte to Receive Buffer
0
1
N/A
Table 5.3 SPI Setup Bit Encoding
5.2.1 Signal Descriptions
Pin No.
Name
Type
Description
31
SCLK
Input
SPI Clock input
32
SDI
Input
SPI Serial Data Input
33
SDO
Output
SPI Serial Data Output
34
CS
Input
SPI Chip Select Input
Table 5.4 Data and Control Bus Signal Mode Options - SPI Interface
The VNC1L SPI interface uses 4 signal lines: SCLK, CS, SDI and SDO. The signals SDI, SDO and CS
are always clocked on the rising edge of the SCLK signal.
CS signal must be raised high for the duration of the entire transaction. For data transactions, the CS
must be released for at least one clock cycle after a transaction has completed. It is not necessary to
release CS between Status Read operations.
The Start state of SDI and CS high on the rising edge of SCLK initiates the transfer. The transfer finishes
after 13 clock cycles, and the next transfer starts when SDI is high during the rising edge of SCLK.
The following Figure 5.3 and Table 5.5 give details of the bus timing requirements.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VND5E012AYTR-E | SPECIALTY ANALOG CIRCUIT, PDSO36 |
| VNL5050S5-E | POWER SUPPLY SUPPORT CKT, PDSO8 |
| VNL5050N3TR-E | POWER SUPPLY SUPPORT CKT, PDSO3 |
| VO27.0000000M0000001 | VCXO, CLOCK, 27 MHz, TTL OUTPUT |
| VP06DDC1R0N999 | 0.3 W, SMPS TRANSFORMER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VNC1L-1A-REEL | 功能描述:USB 接口集成電路 USB Vinculum Host /Dev Ctrl IC LQFP-48 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| VNC1L-1A-TRAY | 功能描述:USB 接口集成電路 USB Vinculum Host /Dev Ctrl IC LQFP-48 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| VNC2 | 制造商:FTDI 制造商全稱:FTDI 功能描述:VNC2 Debug Module |
| VNC2 DEBUG MODULE | 功能描述:界面開發(fā)工具 USB Vinculum-II Debug/Programmer Mod RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| VNC214B-15A-1D | 制造商:SMC Corporation of America 功能描述:Valve, media, solenoid, body port, 1/2 inch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。