參數(shù)資料
型號: VMS115
元件分類: 加密電路
英文描述: TELECOM, DATA ENCRYPTION CIRCUIT, PQFP100
封裝: MQFP-100
文件頁數(shù): 2/64頁
文件大?。?/td> 572K
代理商: VMS115
VLSI Technology, a subsidiary of Philips Semiconductors
8/10/99
10
Revision: 2.3
906
Data Sheet
5.1.2.2.1
Triple DES Throughput Calculations
These throughput figures assume the 4-Byte In Place Buffer is not starved for data.
P = packet size in bytes
n = number of 64-bit blocks = Round up to nearest integer [(P * 8)/64]
f = frequency = 80 MHz
Cycles Required = Load Context + ((D+E) * n) + 4 + C + F
= 21 + ((D+E) * n) + 13
Throughput = (f * P * 8)/Cycles Required
5.1.2.3
Single DES Throughput
The DES Core requires 8 clock cycles for a single pass through the DES engine. The internal state
machine takes one clock cycle to latch a 64 bit block of data into the engine and another cycle to
latch a 64 bit block of data out of the engine.
Single DES Pipeline Diagram
Triple DES Performance Table
Packet Size (Bytes)
3DES (Mbits/sec)
64
175
256
196
1500
203
Packet Size => Infinity
205
A
BD
F
CE
21
A
BD
F
CE
A
BD
F
C
E
43
56
78
A
BD
F
CE
35
Clock Cycles
Load Context
0
相關(guān)PDF資料
PDF描述
VN-84-AR-1 9800 MHz - 10400 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS
VN-84-ARD-1 9800 MHz - 10400 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS
VN-84-AS-1 9800 MHz - 10400 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS
VN-86-AR-1 10000 MHz - 10500 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS
VN-86-ARD-1 10000 MHz - 10500 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VMS1177 制造商:CPI 制造商全稱:CPI 功能描述:Magnetron
VMS1197B 制造商:CPI 制造商全稱:CPI 功能描述:Magnetron
VMS128K8MB-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module
VMS128K8MC-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module
VMS128K8MF-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module