- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202175 > V91F564U24QBFW-F5 (PROMOS TECHNOLOGIES INC) 64M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號： | V91F564U24QBFW-F5 |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, FBDIMM-240 |
| 文件頁數(shù)： | 10/22頁 |
| 文件大?。?/td> | 196K |
| 代理商： | V91F564U24QBFW-F5 |
V91F564U24QB Rev 1.0 July 2006
18
V91F564U24QB
ProMOS TECHNOLOGIES
AC Characteristics (AC operating conditions unless otherwise noted)
Parameter
Symbol
(DDR2-533)
-E4
(DDR2-667)
-F5
Unit
Min
Max
Min
Max
Row Cycle Time
tRC
60
-
60
-
ns
Auto Refresh Row Cycle Time
tRFC
105
-
105
-
ns
Row Active Time
tRAS
45
70K
45
70K
ns
Row Address to Column Address Delay
tRCD
15
-
15
-
ns
Row Active to Row Active Delay (x4 & x8)
tRRD
7.5
-
7.5
-
ns
Row Active to Row Active Delay (x16)
tRRD
10
-
10
-
ns
Column Address to Column Address Delay
tCCD
2-
2
-
CLK
Row Precharge Time
tRP
15
-
15
-
ns
Write Recovery Time
tWR
15
-
15
-
ns
Last Data-In to Read Command
tDRL
1
-
1
-
CLK
Auto Precharge Write Recovery + Precharge Time
tDAL
tWR +tRP
-
tWR +tRP
-
ns
System Clock Cycle Time
CAS Latency = 3
tCK
58
5
8
ns
CAS Latency = 4
3.75
8
3.75
8
ns
CAS Latency = 5
3.75
8
3
8
ns
Clock High Level Width
tCH
0.45
0.55
0.45
0.55
CLK
Clock Low Level Width
tCL
0.45
0.55
0.45
0.55
CLK
Data-Out edge to Clock edge Skew
tAC
-0.50
0.50
-0.45
0.45
ns
DQS-Out edge to Clock edge Skew
tDQSCK
-0.45
0.45
-0.40
0.40
ns
DQS-Out edge to Data-Out edge Skew
tDQSQ
-
0.30
-
0.25
ns
Data-Out hold time from DQS
tQH
tHPmin
-tQHS
-
tHPmin
-tQHS
-
ns
Data hold skew factor
tQHS
-
400
-
350
ps
Clock Half Period
tHP
tCH/L
min
-
tCH/L
min
-
ns
Input Setup Time (fast slew rate)
tIS
250
-
200
-
ps
Input Hold Time (fast slew rate)
tIH
375
-
325
-
ps
Input Pulse Width
tIPW
0.35
-
0.35
-
CLK
Write DQS High Level Width
tDQSH
0.35
CLK
Write DQS Low Level Width
tDQSL
0.35
CLK
CLK to First Rising edge of DQS-In
tDQSS
WL-0.25tCK
WL+
0.25tCK
WL-0.25tCK
WL+
0.25tCK
CLK
Data-In Setup Time to DQS-In (DQ & DM)
tDS
100
-
50
-
ps
Data-in Hold Time to DQS-In (DQ & DM)
tDH
225
-
175
-
ps
DQS falling edge to CLK rising Setup Time
tDSS
0.2
-
0.2
-
CLK
DQS falling edge from CLK rising Hold Time
tDSH
0.2
-
0.2
-
CLK
相關PDF資料 |
PDF描述 |
|---|---|
| VA2ARG-FREQ | VCXO, CLOCK, 1 MHz - 100 MHz, HCMOS OUTPUT |
| VA2TSL-77.760 | VCXO, CLOCK, 77.76 MHz, HCMOS OUTPUT |
| VA2TUF-38.880 | VCXO, CLOCK, 38.88 MHz, HCMOS OUTPUT |
| VA2TUH-27.000 | VCXO, CLOCK, 27 MHz, HCMOS OUTPUT |
| VA2TUK-19.440 | VCXO, CLOCK, 19.44 MHz, HCMOS OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| V920 | 制造商:KNOX 制造商全稱:KNOX 功能描述:ULTRA-LOW LEAKAGE ABRUPT VARACTOR DIODES |
| V920E | 制造商:TRW Inc 功能描述: |
| V9-20S13D900 | 制造商:Honeywell Sensing and Control 功能描述:Switch Snap Action N.O./N.C. SPDT Pin Plunger Quick Connect 20.1A 250VAC 745.7VA 5N Screw Mount |
| V9-20S23D900 | 功能描述:基本/快動開關 SPST-NO 20A 125VAC Round Pin Plunger RoHS:否 制造商:Omron Electronics 觸點形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級:IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel |
| V9-20S43D900 | 功能描述:基本/快動開關 SPDT 20A 125VAC Round Pin Plunger RoHS:否 制造商:Omron Electronics 觸點形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級:IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel |
發(fā)布緊急采購，3分鐘左右您將得到回復。