參數(shù)資料
型號(hào): V62C3184096L-55T
廠(chǎng)商: MOSEL-VITELIC
元件分類(lèi): SRAM
英文描述: 512K X 8 STANDARD SRAM, 55 ns, PDSO32
封裝: TSOP-32
文件頁(yè)數(shù): 6/10頁(yè)
文件大?。?/td> 52K
代理商: V62C3184096L-55T
6
V62C3184096 Rev. 1.1 June 2000
MOSEL V ITELIC
V62C3184096
AC Electrical Characteristics
(over all temperature ranges)
Read Cycle
Write Cycle
Parameter
Name
Parameter
55
70
Unit
Min.
Max.
Min.
Max.
t
RC
Read Cycle Time
55
70
ns
t
AA
Address Access Time
55
70
ns
t
ACS1
Chip Enable Access Time
55
70
ns
t
ACS2
Chip Enable Access Time
55
70
ns
t
OE
Output Enable to Output Valid
30
40
ns
t
CLZ1
Chip Enable to Output in Low Z
10
10
ns
t
CLZ2
Chip Enable to Output in Low Z
10
10
ns
t
OLZ
Output Enable to Output in Low Z
5
5
ns
t
CHZ
Chip Disable to Output in High Z
20
30
ns
t
OHZ
Output Disable to Output in High Z
20
25
ns
t
OH
Output Hold from Address Change
5
10
ns
Parameter
Name
Parameter
55
70
Unit
Min.
Max.
Min.
Max.
t
WC
Write Cycle Time
55
70
ns
t
CW
Chip Enable to End of Write
45
60
ns
t
AS
Address Setup Time
0
0
ns
t
AW
Address Valid to End of Write
45
60
ns
t
WP
Write Pulse Width
40
50
ns
t
WR
Write Recovery Time
0
0
ns
t
WHZ
Write to Output High-Z
20
20
ns
t
DW
Data Setup to End of Write
30
35
ns
t
DH
Data Hold from End of Write
0
0
ns
相關(guān)PDF資料
PDF描述
V7233-002.0M VCXO, CLOCK, 2 MHz, LVCMOS OUTPUT
V7233-052.0M VCXO, CLOCK, 52 MHz, LVCMOS OUTPUT
V751-FREQ VCXO, CLOCK, 65 MHz - 200 MHz, LVPECL OUTPUT
V752-155.52M VCXO, CLOCK, 155.52 MHz, LVPECL OUTPUT
V7AF-08AT50G 1-OUTPUT 7.2 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V62C31864 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:2.7 VOLT 8K X 8 STATIC RAM
V62C3801024L 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:Ultra Low Power 128K x 8 CMOS SRAM
V62C3801024L(L)-100B 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:Ultra Low Power 128K x 8 CMOS SRAM
V62C3801024L(L)-55B 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:Ultra Low Power 128K x 8 CMOS SRAM
V62C3801024L(L)-70B 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:Ultra Low Power 128K x 8 CMOS SRAM