- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202172 > V58C2256164SBLJ5B (PROMOS TECHNOLOGIES INC) 16M X 16 DDR DRAM, 0.65 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | V58C2256164SBLJ5B |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 16M X 16 DDR DRAM, 0.65 ns, PBGA60 |
| 封裝： | LEAD FREE, MO-233, FBGA-60 |
| 文件頁數(shù)： | 37/62頁 |
| 文件大?。?/td> | 983K |
| 代理商： | V58C2256164SBLJ5B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
42
V58C2256(804/404/164)SB Rev. 1.0 November 2003
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SB
32. VDD must not vary more than 4% if CKE is not active while any bank is active.
NOTES: (continued)
33. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
34. tHP min is the lesser of tCL minimum and tCH minimum actually applied to the device CK and CK/ inputs,
collectively during bank active.
35. READs and WRITEs with auto precharge are not allowed to be issued until tRAS(MIN) can be satisfied prior
to the internal precharge command being issued.
36. Applies to x16 only. First DQS (LDQS or UDQS) to transition to last DQ (DQ0-DQ15) to transition valid.
Initial JEDEC specifications suggested this to be same as tDQSQ.
37. Normal Output Drive Curves:
a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage
will lie within the outer bounding lines of the V-I curve of Figure A.
b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but no
guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.
c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie
within the outer bounding lines of the V-I curve of Figure B.
d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not
guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.
e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be
between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 Volt, and at the same voltage
and temperature.
f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10%, for device
drain-to-source voltages from 0.1V to 1.0 Volt.
3.8
3.750
3.700
3.650
3.600
3.550
3.500
3.450
3.400
3.350
3.300
3.250
50/50
49.5/50.5
49/51
48.5/52.5
48/52
47.5/53.5
47/53
46.5/54.5
46/54
45.5/55.5
45/55
2.463
2.500
2.425
2.388
2.350
2.313
2.275
2.238
2.200
2.163
2.125
3.6
3.4
3.2
3.0
2.8
2.6
2.4
2.2
2.0
1.8
-7 @tCK = 10ns
-7 @tCK = 7.5ns
-7 @tCK = 7ns
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V58C2256404SCLS7I | 64M X 4 DDR DRAM, 0.75 ns, PBGA60 |
| V58C2256404SHUT6E | 64M X 4 DDR DRAM, PDSO66 |
| V58C2256804SHLJ5E | 32M X 8 DDR DRAM, PBGA60 |
| V58C2256804SHUE6E | 32M X 8 DDR DRAM, PDSO66 |
| V58C2256804SHUR6 | 32M X 8 DDR DRAM, PBGA60 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V58C2256324SAB30 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB30 |
| V58C2256324SAB33 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB33 |
| V58C2256324SAB36 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB36 |
| V58C2256324SAH30 | 制造商:Marvell 功能描述:Marvell V58C2256324SAH30 |
| V58C2256324SAH33 | 制造商:Marvell 功能描述:Marvell V58C2256324SAH33 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。