參數(shù)資料
型號(hào): V58C2256164SBLJ5B
廠商: PROMOS TECHNOLOGIES INC
元件分類: DRAM
英文描述: 16M X 16 DDR DRAM, 0.65 ns, PBGA60
封裝: LEAD FREE, MO-233, FBGA-60
文件頁(yè)數(shù): 26/62頁(yè)
文件大?。?/td> 983K
代理商: V58C2256164SBLJ5B
32
V58C2256(804/404/164)SB Rev. 1.0 November 2003
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SB
NOTE: (continued)
Read with Auto Precharge Enabled: See following text
Write with Auto Precharge Enabled: See following text
3a. The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken
into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge
period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the
earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto
Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was
disabled. The access period starts with registration of the command and ends where the precharge period
(or tRP) begins.
During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled
states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; during the
access period, only ACTIVE and PRECHARGE commands to the other bank may be applied. In either case, all
other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).
4. AUTO REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the
current state only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE
enabled and READs or WRITEs with AUTO PRECHARGE disabled.
8. Requires appropriate DM masking.
9. A WRITE command may be applied after the completion of data output.
相關(guān)PDF資料
PDF描述
V58C2256404SCLS7I 64M X 4 DDR DRAM, 0.75 ns, PBGA60
V58C2256404SHUT6E 64M X 4 DDR DRAM, PDSO66
V58C2256804SHLJ5E 32M X 8 DDR DRAM, PBGA60
V58C2256804SHUE6E 32M X 8 DDR DRAM, PDSO66
V58C2256804SHUR6 32M X 8 DDR DRAM, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V58C2256324SAB30 制造商:Marvell 功能描述:Marvell V58C2256324SAB30
V58C2256324SAB33 制造商:Marvell 功能描述:Marvell V58C2256324SAB33
V58C2256324SAB36 制造商:Marvell 功能描述:Marvell V58C2256324SAB36
V58C2256324SAH30 制造商:Marvell 功能描述:Marvell V58C2256324SAH30
V58C2256324SAH33 制造商:Marvell 功能描述:Marvell V58C2256324SAH33