參數(shù)資料
型號： V58C2128164SBLS7
廠商： PROMOS TECHNOLOGIES INC
元件分類： DRAM
英文描述： 8M X 16 DDR DRAM, 0.75 ns, PBGA60
封裝： MO-233, FBGA-60
文件頁數(shù)： 30/62頁
文件大小： 977K
代理商： V58C2128164SBLS7
36
V58C2128(804/404/164)SB Rev. 1.1 March 2004
ProMOS TECHNOLOGIES
V58C2128(804/404/164)SB
AC Operating Conditions & Timing Specification
AC Operating Conditions
Note:
1.Vih(max) = 4.2V. The overshoot voltage duration is < 3ns at VDD.
2. Vil(min) = -1.5V. The undershoot voltage duration is < 3ns at VSS.
3. VID is the magnitude of the difference between the input level on CK and the input on CK.
4. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same.
ELECTRICAL CHARACTERISTICS AND AC TIMING for PC400/PC333/PC266 -Absolute Spec-
ifications
(Notes: 1-5, 14-17) (0°C < T A < 70°C; VDDQ = +2.5V ±0.2V, VDD=+2.5V ±0.2V for DDR400 device VDDQ = +2.6V ±0.1V,
VDD=+2.6V ±0.1V)
Parameter/Condition
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
VIH(AC)
VREF + 0.31
V
1
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
VIL(AC)
VREF - 0.31
V
2
Input Differential Voltage, CK and CK inputs
VID(AC)
0.7
VDDQ+0.6
V
3
Input Crossing Point Voltage, CK and CK inputs
VIX(AC)
0.5*VDDQ-0.2
0.5*VDDQ+0.2
V
4
AC CHARACTERISTICS
-5B
-5
-6
-7
PARAMETER
SYM-
BOL
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
SNOTES
Access window of DQs from CK/CK
tAC
-0.65
0.65
-0.65
0.65
-0.7
0.7
-0.75
0.75
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
30
CK low-level width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
30
Clock cycle time
CL = 3
tCK (3)
5
10510
-
12
-
12
ns
52
CL = 2.5
tCK (2.5)
5
10610612
7
12
ns
52
CL = 2
tCK (2)
7.5
10
7.5
10
7.5
12
7.5
12
ns
52
DQ and DM input hold time relative to
DQS
tDH
0.40
0.45
0.5
ns
26,31
DQ and DM input setup time relative to
DQS
tDS
0.40
0.45
0.5
ns
26,31
DQ and DM input pulse width (for each in-
put)
tDIPW
1.75
ns
31
Access window of DQS from CK/CK
tDQSCK
-0.6
0.6
-0.6
0.6
-0.6
0.6
-0.75
0.75
ns
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS-DQ skew, DQS to last DQ valid,
per group, per access
tDQSQ
0.40
0.45
0.5
ns
25,26
Write command to first DQS latching tran-
sition
tDQSS
0.72
1.25
0.72
1.25
0.75
1.25
0.75
1.25
tCK
DQS falling edge to CK rising - setup time
tDSS
0.2
tCK
DQS falling edge from CK rising - hold
time
tDSH
0.2
tCK
相關PDF資料
PDF描述
V58C2128404SCLJ5 32M X 4 DDR DRAM, 0.65 ns, PBGA60
V58C2256324SAH-36 8M X 32 DDR DRAM, 0.55 ns, PBGA144
V58C2256404SBJ5 64M X 4 DDR DRAM, 0.65 ns, PBGA60
V58C2256164SBLJ5B 16M X 16 DDR DRAM, 0.65 ns, PBGA60
V58C2256404SCLS7I 64M X 4 DDR DRAM, 0.75 ns, PBGA60
相關代理商/技術參數(shù)
參數(shù)描述
V58C2128404S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2128804S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2256 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256164S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256324SAB30 制造商:Marvell 功能描述:Marvell V58C2256324SAB30
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*