- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225499 > V55C2256164VGLK-10H (PROMOS TECHNOLOGIES INC) SYNCHRONOUS DRAM, PBGA54 PDF資料下載
參數(shù)資料
| 型號： | V55C2256164VGLK-10H |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | SYNCHRONOUS DRAM, PBGA54 |
| 封裝： | 8 X 10 MM, GREEN, MO-210, FBGA-54 |
| 文件頁數(shù)： | 46/47頁 |
| 文件大?。?/td> | 581K |
| 代理商： | V55C2256164VGLK-10H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁
8
V55C2256164VG Rev. 1.0 September 2008
ProMOS TECHNOLOGIES
V55C2256164VG
Address Input for Mode Set (Mode Register Operation)
Similar to the page mode of conventional
DRAM’s, burst read or write accesses on any col-
umn address are possible once the RAS cycle
latches the sense amplifiers. The maximum tRAS or
the refresh interval time limits the number of random
column accesses. A new burst access can be done
even before the previous burst ends. The interrupt
operation at every clock cycles is supported. When
the previous burst is interrupted, the remaining ad-
dresses are overridden by the new address with the
full burst length. An interrupt which accompanies
with an operation change from a read to a write is
possible by exploiting DQM to avoid bus contention.
When
two
or
more
banks
are
activated
sequentially,
interleaved
bank
read
or
write
operations are possible. With the programmed
burst length, alternate access and precharge
operations on two or more banks can realize fast
serial data access modes among many different
pages. Once two or more banks are activated,
column to column interleave operation can be done
between different pages.
A12 ...
A3
A4
A2
A1
A0
A7
A6
A5
Address Bus (Ax)
BT
Burst Length
CAS Latency
Mode Register
CAS Latency
A6
A5
A4
Latency
000
Reserve
001
1
010
2
011
3
100
Reserve
101
Reserve
110
Reserve
111
Reserve
Burst Length
A2
A1
A0
Length
Sequential
Interleave
00
0
1
00
1
2
01
0
4
01
1
8
1
0
Reserve
1
0
1
Reserve
1
0
Reserve
1
Full page
Reserve
Burst Type
A3
Type
0
Sequential
1
Interleave
Operation Mode
BA1 BA0 A12 A11 A10 A9 A8 A7
Mode
000
00
0
Burst Read/Burst
Write
000
00
1
0
Burst Read/Single
Write
Operation Mode
BA0
BA1
相關PDF資料 |
PDF描述 |
|---|---|
| V585ME07 | VCO, 1100 MHz - 2100 MHz |
| V585ME14 | VCO, 1470 MHz - 1875 MHz |
| V58C2128404SBLT6I | 32M X 4 DDR DRAM, 0.7 ns, PDSO66 |
| V58C365164S5 | 4M X 16 DDR DRAM, 0.1 ns, PDSO66 |
| V608ME06 | VCO, 1900 MHz - 2270 MHz |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| V55HD | 制造商:Bugera 功能描述:55 WATT GUITAR AMPLIFIER 2 CHANNEL TUBE HEAD |
| V55MLA0402LN | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:Varistor Products Surface Mount Multilayer Varistors (MLVs) > MLA Series |
| V55MLA0402N | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:Varistor Products Surface Mount Multilayer Varistors (MLVs) > MLA Series |
| V55MLA0603H | 制造商:Littelfuse 功能描述: |
| V55MLA0603LN4 | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:Varistor Products Surface Mount Multilayer Varistors (MLVs) > MLA Series |
發(fā)布緊急采購，3分鐘左右您將得到回復。