參數(shù)資料
型號(hào)： V54C3128804VAS7PC
廠商： MOSEL-VITELIC
元件分類(lèi)： DRAM
英文描述： 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
封裝： SOC-60
文件頁(yè)數(shù)： 9/49頁(yè)
文件大?。?/td> 696K
代理商： V54C3128804VAS7PC
17
V54C3128(16/80/40)4V(T/S) Rev. 1.5 March 2003
MOSEL VITELIC
V54C3128(16/80/40)4V(T/S)
Notes for AC Parameters:
1.
For proper power-up see the operation section of this data sheet.
2.
AC timing tests have VIL = 0.8V and VIH = 2.0V with the timing referenced to the 1.4 V crossover point. The transition
time is measured between VIH and VIL. All AC measurements assume tT = 1ns with the AC output load circuit shown
in Figure 1.
4.
If clock rising time is longer than 1 ns, a time (tT/2 – 0.5) ns has to be added to this parameter.
5.
If tT is longer than 1 ns, a time (tT – 1) ns has to be added to this parameter.
6.
These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as
follows:
the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command
is registered.
7.
Referenced to the time which the output achieves the open circuit condition, not to output voltage levels
Read Cycle
21
tOH
Data Out Hold Time
3
–
3
–
3
–3–ns
2
22
tLZ
Data Out to Low Impedance Time
1
–
1
–
1
–0–ns
23
tHZ
Data Out to High Impedance Time
3
6
3
7
3
738ns
7
24
tDQZ
DQM Data Out Disable Latency
–
2
–
2
–
2
–
2
CLK
Write Cycle
25
tWR
Write Recovery Time
2–
2
–
CLK
26
tDQW
DQM Write Mask Latency
0
–
0
–
0
–
0
–
CLK
#
Symbol
Parameter
Limit Values
Unit
Note
-6
-7PC
-7
-8PC
Min. Max. Min. Max. Min. Max. Min. Max.
1.4V
tCS
tCH
tAC
tLZ
tOH
tHZ
CLK
COMMAND
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
VIH
VIL
tT
Figure 1.
tCK
AC Characteristics (Cont’d)
相關(guān)PDF資料
PDF描述
V54C3128804VCLC7E 16M X 8 SYNCHRONOUS DRAM, 7 ns, PBGA54
V54C3128804VCT7PCE 16M X 8 SYNCHRONOUS DRAM, 7 ns, PDSO54
V54C316162VAT10 1M X 16 SYNCHRONOUS DRAM, 8 ns, PDSO50
V54C3256164VAT6 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
V54C3256404VDS8IPC 64M X 4 SYNCHRONOUS DRAM, 6 ns, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V54C3128804VAT 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
V54C3128804VAT7 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
V54C3128804VAT8 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
V54C3128804VBGA 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, BGA PACKAGE
V54C3128804VBJ7IPC 制造商:Mosel Vitelic Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*