參數(shù)資料
型號: UPD42S18165L
廠商: NEC Corp.
英文描述: 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, EDO, BYTE READ/WRITE MODE
中文描述: 3.3 V工作16 m位動態(tài)隨機存儲器1個M字由16位,江戶,字節(jié)讀/寫模式
文件頁數(shù): 7/48頁
文件大小: 319K
代理商: UPD42S18165L
μ
PD42S18165L, 4218165L
7
Cautions when using the hyper page mode (EDO)
1.
CAS access should be used to operate t
HPC
at the MIN. value.
2.
To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective
specification depends on the state of each signal.
(1) Both RAS and CAS are inactive (at the end of read cycle)
WE: inactive, OE: active
t
OFC
is effective when RAS is inactivated before CAS is inactivated.
t
OFR
is effective when CAS is inactivated before RAS is inactivated.
The slower of t
OFC
and t
OFR
becomes effective.
(2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
WE, OE: inactive ····· t
OEZ
is effective.
Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
WE, OE: active and either t
RRH
or t
RCH
must be met ····· t
WEZ
and t
WPZ
are effective.
The faster of t
OEZ
and t
WEZ
becomes effective.
The faster of (1) and (2) becomes effective.
3.
In read cycle, the effective specification depends on the state of CAS signal when controlling data output
with the OE signal.
(1) CAS: inactive, OE: active ····· t
CHO
is effective.
(2) CAS, OE: active ····· t
OCH
is effective.
相關PDF資料
PDF描述
UPD42270 NTSC FIELD BUFFER
UPD42274 DUAL - PORT GRAPHICS BUFFER
UPD43256A 32,768 X 8-BIT STATIC CMOS RAM
UPD43256AC-10LL 32,768 X 8-BIT STATIC CMOS RAM
UPD43256AGX-10LL 32,768 X 8-BIT STATIC CMOS RAM
相關代理商/技術參數(shù)
參數(shù)描述
UPD42S18165LG5-A60-7JF 制造商:NEC Electronics Corporation 功能描述:Dynamic RAM, EDO, 1M x 16, 50 Pin, Plastic, TSOP
UPD42S4260-60 制造商:NEC Electronics Corporation 功能描述:
UPD42S4260G5607JF 制造商:NEC 功能描述:*
UPD42S4400LGS-A70-9JD 制造商:NEC Electronics Corporation 功能描述:IC,DRAM,FAST PAGE,1MX4,CMOS,TSSOP,26PIN,PLASTIC
UPD42S4800G5707JD 制造商:NEC 功能描述:*