![](http://datasheet.mmic.net.cn/390000/TVP5020TQFP_datasheet_16839175/TVP5020TQFP_45.png)
2–31
2.11.3
VMI Microcode Read Operation
Data read from indirect register 8E will be read from the TVP5020 program RAM. During the read cycle, the
microprocessor resets, points to location zero in the program, and remains reset. The microprocessor
requires a clear-reset operation upon completion of the read operation. The host performs the reset by
writing into the 7F register to clear reset and resume microprocessor function. (There is no specific data
to be written into the 7F register; any data will resume microprocessor function)
.
To avoid violating VMI cycle time requirements during the microcode read operation, the host can poll the
cycle complete bit in the VMI status register. This polling shoud be done following the address load cycle
(for indirect register 8Eh). Alternatively, the cycle complete enable bit in the interrupt enable register (indirect
address C1) can be set to generate an interrupt for the host when data from a read cycle is unavailable.
STEP 1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write microcode
Register address
0
0
1
0
0
0
1
1
1
0
STEP 2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Read register data
0
1
Data
Data
Data
Data
Data
Data
Data
Data
Note: Must readdress for each read of incremental data
STEP 1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write microcode
Register address
0
0
1
0
0
0
1
1
1
0
STEP 2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Read register data
0
1
Data
Data
Data
Data
Data
Data
Data
dData
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write clear reset
Register address
0
0
0
1
1
1
1
1
1
1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write clear reset
Dummy data
0
1
Data
Data
Data
Data
Data
Data
Data
Data
2.12 Genlock Control
The frequency control word of the internal color subcarrier digital control oscillator (DCO) and the subcarrier
phase reset bit are transmitted via the GLCO terminal. The frequency control word is a 23-bit binary number.
The frequency of the DCO can be calculated from the following equation:
Fctrl
223
×
Fsclk
Where F
dco
is the frequency of the DCO, F
ctrl
is the 23-bit DCO frequency control, and F
sclk
is the frequency
of the SCLK.
Fdco
The last bit (bit 0) of the DCO frequency control is always 0.
A write of 1 to bit 4 of the chrominance control register at host port subaddress 1Ah causes the subcarrier
DCO phase reset bit to be sent on the next scan line on GLCO. The active low reset bit occurs 8 SCLKs
after the transmission of the last bit of DCO frequency control. Upon the transmission of the reset bit, the
phase of the TVP5020 internal subcarrier DCO is reset to zero.
A genlocking slave device connected to the GLCO terminal can use the information on GLCO to synchronize
its internal color DCO to achieve clean line and color lock.