- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98293 > TS83102G0BMGS (ATMEL CORP) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 PDF資料下載
參數(shù)資料
| 型號： | TS83102G0BMGS |
| 廠商： | ATMEL CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| 封裝： | HERMATIC, CI-CGA-152 |
| 文件頁數(shù)： | 45/52頁 |
| 文件大?。?/td> | 1548K |
| 代理商： | TS83102G0BMGS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
5
5360A–BDC–06/05
TS83102G0BMGS
Clock Inputs
Logic common mode compatibility for clock inputs
Differential ECL to LVDS
Clock inputs common voltage range (VCLK or VCLKB) (DC
coupled clock input)
AC coupled for LVDS compatibility (common mode 1.2V)
4V
CM
-1.2
0
0.3
V
Clock input power level (low-phase noise sinewave input)
50
single-ended or 100 differential
4PCLK
-4
0
4
dBm
Clock input swing (single ended; with CLKB = 50
to
GND)
4V
CLK
±200
±320
±500
mV
Clock input swing (differential voltage) - on each clock
input
4
V
CLK
VCLKB
±141
±226
±354
mV
Clock input capacitance (die)
4
CCLK
0.3
pF
Clock input resistance
- single-ended
- differential ended
RCLK
45
90
50
100
55
110
Digital Inputs (SDAEN, PGEB, DECB/Diode, B/GB,
DRRB)
4
VIL
VIH
-5
-2
-3
0
V
Digital Inputs (DRRB only)
Logic compatibility
Negative ECL
- logic low
- logic high
4
VIL
V
IH
-1.810
-1.165
-1.625
-0.880
V
Digital Outputs (1)
Logic compatibility (depending on V
PLUSD value)
Differential ECL (V
PLUSD = -0.8 V typical)
Output levels
50
transmission lines, 10 (2 x 50) differentially
terminated
- logic low
- logic high
- swing (each single-ended output)
- common mode
1
4
VOL
V
OH
V
OH - VOL
-0.98
200
-0.95
-1.17
-0.94
230
-1.05
-1.10
300
-1.15
V
mV
V
3.3
Electrical Operating Characteristics (Continued)
V
CC = 5V ; VPLUSD = 0V (unless otherwise specified). ADC performances are independent of VPLUSD common mode
voltage and performances are guaranteed within the limits of the specified V
PLUSD range (from -0.9V to 1.7V);
V
EE = DVEE = -5V; VIN - VINB = 500 mVpp (full-scale single-ended or differential input);
clock inputs differential driven; analog-input single-ended driven.
Parameter
Test
Level
Symbol
Min
Typ
Max
Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS83102G0BVGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BCGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83110CZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
| TS83110MZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
| TS83110VZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS83102G0BVGL | 制造商:e2v technologies 功能描述:ADC SGL 2GSPS 10-BIT PARALLEL 152CBGA - Trays |
| TS83102G0CGL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter |
| TS83102G0GSZR5 | 制造商:e2v technologies 功能描述:TS83102G0GSZR5 - Trays |
| TS831-3I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-3ID | 功能描述:監(jiān)控電路 2.71V Micropower AL RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。