- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385014 > TPU2735 (Electronic Theatre Controls, Inc.) Teletext Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | TPU2735 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Teletext Processor |
| 中文描述： | 圖文處理器 |
| 文件頁數(shù)： | 33/37頁 |
| 文件大?。?/td> | 1019K |
| 代理商： | TPU2735 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁
TPU 2735
33
12. Description of the IM Bus
The INTERMETALL Bus (IM Bus for short) was de-
signed to control the DIGIT 2000 ICs by the CCU Central
Control Unit. Via this bus the CCU can write data to the
ICs or read data from them. This means the CCU acts
as a master whereas all controlled ICs are slaves.
The IM Bus consists of three lines for the signals Ident
(ID), Clock (CL) and Data (D). The clock frequency
range is 50Hz to 170 kHz. Ident and clock are unidirec-
tional from the CCU to the slave ICs, Data is bidirec-
tional. Bidirectionality is achieved by using open-drain
outputs with on-resistances of 150
maximum. The 2.5
k
pull-up resistor common to all outputs is incorporated
in the CCU.
The timing of a complete IM Bus transaction is shown in
Fig. 12–1 and Table 12–1. In the non-operative state the
signals of all three bus lines are High. To start a transac-
tion the CCU sets the ID signal to Low level, indicating
an address transmission, and sets the CL signal to Low
level as well to switch the first bit on the Data line. There-
after eight address bits are transmitted beginning with
the LSB. Data takeover in the slave ICs occurs at the
positive edge of the clock signal. At the end of the ad-
dress byte the ID signal goes High, initiating the address
comparison in the slave circuits. In the addressed slave
the IM bus interface switches over to Data read or write,
because these functions are correlated to the address.
Also controlled by the address the CCU now transmits
eight or sixteen clock pulses, and accordingly one or two
bytes of data are written into the addressed IC or read
out from it, beginning with the LSB.
The completion of the bus transaction is signalled by a
short low-state pulse of the ID signal. This initiates the
storing of the transferred data.
It is permissible to interrupt a bus transaction for up to
10 ms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPV596 | UHF LINEAR POWER TRANSISTOR |
| TPV596A | CONNECTOR ACCESSORY |
| TPV596 | CONNECTOR ACCESSORY |
| TPV597 | CONNECTOR ACCESSORY |
| TPV598 | CONNECTOR ACCESSORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPU290 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 500MA I(DSS) | TO-92 |
| TPU291 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 200MA I(DSS) | TO-92 |
| TPU3035 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Teletext Processors |
| TPU3035(DIP40) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| TPU3035(PDIP40) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。