參數(shù)資料
型號： TPS70702PWP
廠商： Texas Instruments, Inc.
元件分類： 線性穩(wěn)壓
英文描述： DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS
中文描述： 兩用低壓差最多可劈開電壓DSP系統(tǒng)序列電源電壓穩(wěn)壓器的輸出
文件頁數(shù)： 16/34頁
文件大?。?/td> 505K
代理商： TPS70702PWP
VOUT2
VIN1
VIN2
EN
SEQ
VOUT1
VSENSE1
PG1
MR2
RESET
MR1
VSENSE2
VOUT2
VI
VOUT1
MR1
0.1
F
RESET
10
F
10
F
0.1
F
MR2
EN
2 V
0.7 V
TPS707xxPWP
(Fixed Output Option)
>2 V
<0.7 V
250 k
TPS70745, TPS70748, TPS70751, TPS70758, TPS70702
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS
WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS
SLVS291 – MAY 2000
23
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
sequencing timing diagrams (continued)
application conditions not shown in block diagram:
VIN1 and VIN2 are tied to the same fixed input
voltage greater than the VUVLO; SEQ is tied to
logic high; PG1 is tied to MR2; MR1 is initially at
logic high but is eventually toggled.
explanation of timing diagrams:
EN is initially high; therefore, both regulators are
off and PG1 and RESET are at logic low. With
SEQ at logic high, when EN is taken low, VOUT2
turns on. VOUT1turnsonafterVOUT2reaches83%
of its regulated output voltage. When VOUT1
reaches 95% of its regulated output voltage, PG1
(tied to MR2) goes to logic high. When both VOUT1
and VOUT2 reach 95% of their respective
regulated output voltages and both MR1 and MR2
(tied to PG1) are at logic high, RESET is pulled to
logic high after a 120 ms delay. When MR1 is
taken low, RESET returns to logic low but the
outputs remain in regulation. When MR1 is returned to logic high, since both VOUT1 and VOUT2 remain above
95% of their respective regulated output voltages and MR2 (tied to PG1) remains at logic high, RESET is pulled
to logic high after a 120 ms delay.
83%
95%
120 ms
EN
VOUT2
VOUT1
PG1
MR1
MR2
(MR2 tied to PG1)
RESET
SEQ
120 ms
83%
95%
NOTE A: t1 – Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
t1
(see Note A)
Figure 38. Timing When MR1 is Toggled
相關(guān)PDF資料
PDF描述
TPS70745PWP DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS
TPS70751PWP DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS
TPS70758PWPRG4 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20
TPS70802PWP DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS
TPS70845PWP DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS70702PWPG4 功能描述:低壓差穩(wěn)壓器 - LDO Dual Adj 1A/2A LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
TPS70702PWPR 功能描述:低壓差穩(wěn)壓器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
TPS70702PWPRG4 功能描述:低壓差穩(wěn)壓器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
TPS70745 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS
TPS70745PWP 功能描述:低壓差穩(wěn)壓器 - LDO 3.3V/1.2V 250/125mA RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*