參數(shù)資料
型號(hào)： TPS65014RGZ
廠商： TEXAS INSTRUMENTS INC
元件分類(lèi)： 電源管理
英文描述： 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC48
封裝： 7 X 7 MM, GREEN, PLASTIC, VQFN-48
文件頁(yè)數(shù)： 32/57頁(yè)
文件大?。?/td> 1289K
代理商： TPS65014RGZ
www.ti.com
TPS65014
SLVS551 – DECEMBER 2004
Interrupt events are always captured; thus when an interrupt source is unmasked, INT may immediately go active
due to a previous interrupt condition. This can be prevented by first reading the relevant STATUS register before
unmasking the interrupt source.
If an interrupt condition occurs, then the INT pin is set low. The CHGSTATUS, REGSTATUS, and DEFGPIO
registers should be read. Bit positions containing a 1 (or possibly a 0 in DEFGPIO) are noted by the CPU and the
corresponding situation resolved. The reading of the CHGSTATUS and REGSTATUS registers automatically
acknowledges any interrupt condition in those registers and blocks the path to the INT pin from the relevant
bit(s). No interrupt should be missed during the read process because this process starts by latching the contents
of the register before shifting them out at SDAT. Once the contents have been latched (takes a couple of
nanoseconds), the register is free to capture new interrupt conditions. Hence, the probability of missing anything
is, for practical purposes, zero.
The following describes how registers 0x01 (CHGSTATUS) and 0x02 (REGSTATUS) are handled:
CHGSTATUS(5,0) are positive edge set. Read of set CHGSTATUS(5,0) bits sets ACKINT1(5,0) bits.
CHGSTATUS(7-6,4-1) are level set. Read of set CHGSTATUS(7-6,4-1) bits sets ACKINT1(7-6,4-1) bits.
CHGSTATUS(5,0) clear when input signal low, and ACKINT1(5,0) bits are already set.
CHGSTATUS(7-6,4-1) clear when input signal is low.
ACKINT1(7-0) clear when CHGSTATUS(7-0) is clear.
REGSTATUS(7-5) are positive edge set. Read of set REGSTATUS(7-5) bits sets ACKINT2(7-5) bits.
REGSTATUS(3-0) are level set. Read of set REGSTATUS(3-0) bits sets ACKINT2(3-0) bits.
REGSTATUS(7-5) clear when input signal low, and ACKINT1(7-5) bit are already set.
REGSTATUS(3-0) clear when input signal is low.
ACKINT2(7-0) clear when REGSTATUS(7-0) is clear.
The following describes the function of the 0x05 (ACKINT1) and 0x06 (ACKINT2) registers. These are not
usually written to by the CPU because the TPS65014 internally sets/clears these registers:
ACKINT1(7:0) - Bit is set when the corresponding CHGSTATUS set bit is read via I
2C.
ACKINT1(7:0) - Bit is cleared when the corresponding CHGSTATUS set bit clears.
ACKINT2(7:0) - Bit is set when the corresponding REGSTATUS set bit is read via I
2C.
ACKINT2(7:0) - Bit is cleared when the corresponding REGSTATUS set bit clears.
ACKINT1(7:0) - A bit set masks the corresponding CHGSTATUS bit from INT.
ACKINT2(7:0) - A bit set masks the corresponding REGSTATUS bit from INT.
The following describes the function of the 0x03 (MASK1), 0x04 (MASK2) and 0x0F (MASK3) registers:
MASK1(7:0) - A bit set in this register masks CHGSTATUS from INT.
MASK2(7:0) - A bit set in this register masks REGSTATUS from INT.
MASK3(7:4) - A bit set in this register detects a rising edge on GPIO.
MASK3(7:4) - A bit cleared in this register detects a falling edge on GPIO.
MASK3(3:0) - A bit set in this register clears GPIO Detect signal from INT.
GPIO interrupts are located by reading the 0x10 (DEFGPIO) register. The application CPU stores, or can read
from DEFGPIO<7:4>, which GPIO is set to input or output. This information together with the information on
which edge the interrupt was generated (the CPU either knows this or can read it from MASK3<7:4>) determines
whether the CPU is looking for a 0 or a 1 in DEFGPIO<3:0>. A GPIO interrupt is blocked from the INT pin by
setting the relevant MASK3<3:0> bit; this must be done by the CPU, there is no auto-acknowledge for the GPIO
interrupts.
38
相關(guān)PDF資料
PDF描述
TLVH431BIDBZTG4 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 1.24 V, PDSO3
TPS3707-33DGNRG4 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
TL7733BIPE4 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDIP8
TLVH431BCDBVRE4 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 1.24 V, PDSO5
TC1121EOAG SWITCHED CAPACITOR CONVERTER, 200 kHz SWITCHING FREQ-MAX, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS65014RGZR 功能描述:電池管理 Li-Ion Powered Systems RoHS:否 制造商:Texas Instruments 電池類(lèi)型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel
TPS65014RGZRG4 功能描述:電池管理 Li-Ion Powered Systems RoHS:否 制造商:Texas Instruments 電池類(lèi)型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel
TPS65014RGZT 功能描述:電池管理 Li-Ion Powered Systems RoHS:否 制造商:Texas Instruments 電池類(lèi)型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel
TPS65014RGZT 制造商:Texas Instruments 功能描述:POWER M 2.5~6V FOR LI ION P 48QFN 制造商:Texas Instruments 功能描述:POWER M, 2.5~6V, FOR LI ION P, 48QFN
TPS65014RGZTG4 功能描述:電池管理 Li-Ion Powered Systems RoHS:否 制造商:Texas Instruments 電池類(lèi)型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*