參數(shù)資料
型號: TPA5050_07
廠商: Texas Instruments, Inc.
英文描述: STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
中文描述: 立體聲數(shù)字音頻口形同步延遲與I2C控制
文件頁數(shù): 12/21頁
文件大?。?/td> 782K
代理商: TPA5050_07
www.ti.com
APPLICATION EXAMPLES
The following are some examples of I
2
C commands used to read or write to the TPA5050. For all conditions,
assume the address of the TPA5050 is set to 001.
Single Byte Write
In this example, the TPA5050 is set to mute both left and right channels, and to operate in I
2
S mode.
D2
Start
ACK
01
ACK
C0
ACK
Stop
TPA5050 Address and
Write
Register Address
Data
Multiple Byte Write
In this example, the TPA5050 is set to make both the left and right channels active, operate in I
2
S mode, delay
the right channel by 4095 samples, and delay the left channel by 4096 samples. This is a sequential write, so all
registers must have data written to them.
D2
Start
ACK
01
00
0F
ACK
Stop
TPA5050 Address and
Write
Register Address
(Control Register)
Data
(Right Delay Upper Bits)
ACK
ACK
FF
ACK
Data
(Control Register)
Data
(Right Delay Lower Bits)
10
ACK
00
00
00
ACK
Data
(Left Delay Upper Bits)
Data
(RJ Packet = 0Bits)
ACK
ACK
01
ACK
Data
(Frame Delay)
Data
(Complete Update)
Data
(Left Delay Lower Bits)
Combination Single Byte Write and Sequential Write
D2
Start
ACK
01
ACK
01
ACK
Stop
TPA5050 Address and
Write
Register Address
(Control Register)
Data
(Control Register)
D2
Start
ACK
06
ACK
91
ACK
10
TPA5050 Address and
Write
Register Address
(Frame Delay)
Data
(Frame Delay)
01
ACK
Data
(RJ Packet = 16 Bits)
Stop
Data
(Complete Update)
ACK
TPA5050
SLOS492B–MAY 2006–REVISED MAY 2007
Table 7. Complete Update Registers (0x08)
(1)
D7–D1
D0
0
1
FUNCTION
X
X
No data from the register settings is passed to the delay block.
Stream type, right/left delay or frame delay, and packet length is passed to the delay functional block.
(1)
Default values are in
bold
.
In this example, the TPA5050 is set to operate in the Right Justified mode, with a packet length of 16 bits. The
device is to delay the audio signal by 40 ms using the Frame Delay function. Assume the audio sample rate (fs)
= 48 kHz, and the Frame rate = 50 Hz. This is a combination of single writes and a sequential write. Since the
Right Justified mode is set in the Control Register, and the Frame Delay is set in register 0x06, the data in
registers 0x02–0x05 can be ignored.
Note that in every circumstance where a delay was written into the memory of the TPA5050, a
1
must be written
to the
Complete Data
register for the change to take effect. This does not apply to muting, which occurs in the
Control
register.
12
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
TPA6204A1DGN R-78Bxx-1.0(L) Series - Innoline Regulated DC-DC Converters; Output Voltage (Vdc): 5.0V; Output Current (A): 1.0A; Features: Efficiency up to 97%,Non isolated, no need for heatsinks; Pin-out compatible with LM78XX Linears; Low profile( L*W*H=11.5*8.5*17.5mm); Wide input range.(4.75V ~ 34V); Short circuit protection, Thermal shutdown; Non standard outputs available as specialsbetween 1.5V ~15V; Low ripple and noise; ?L? version with 90?? pins
TPS2045P CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES
TPS2055P CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES
TPS2047AD CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES
TPS2058ADR CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPA5050EVM 功能描述:音頻 IC 開發(fā)工具 AUD DELAY DEVICE RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TPA5050RSAR 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
TPA5050RSARG4 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
TPA5050RSAT 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
TPA5050RSATG4 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube