- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385009 > TP3404V (NATIONAL SEMICONDUCTOR CORP) Quad Digital Adapter for Subscriber Loops (QDASL) PDF資料下載
參數(shù)資料
| 型號(hào)： | TP3404V |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Quad Digital Adapter for Subscriber Loops (QDASL) |
| 中文描述： | DATACOM, TIME SLOT ASSIGNER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 9/14頁(yè) |
| 文件大?。?/td> | 212K |
| 代理商： | TP3404V |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Functional Description
(Continued)
In the same manner the time-slot number should be written
into the appropriate TSR registers for receive data at the BO
and DO pins. TSRB1 is the time-slot assignment for the
receive B1 channel, TSRB2 is the time-slot assignment reg-
ister for the receive B2 channel and TSRD is the sub-slot
assignment register for the receive D channel.
Whenever any receive time-slot is active at BO, the TSB
output is also pulled low.
REGISTERS TSXB1, TSXB2, TSRB1, TSRB2
The data format for all B channel time-slot assignment reg-
isters is shown in Table IV.
Bit 7 Transparency Control: EB
This bit enables or disables data transparency between the
digital interface and the line interface for the selected chan-
nel.
EB
e
0 disables the channel.
EB
e
1 enables the channel.
When the transmit direction (towards the line) is disabled
there will be all ‘‘ONE’s’’ (scrambled) as data for this chan-
nel at the Lo pin. If the receive direction (from the line) is
disabled, BO will stay high impedance for the programmed
time slot while, if it is enabled, data out on BO in the as-
signed time slot is the data from Li.
Bits 5–0: TS5–TS0
These bits define the binary number of the time-slot select-
ed. Time-slots are numbered from 0–63. The frame sync
signal is used as marker pulses for the beginning of time
slot 0.
TABLE IV. Byte 2 of Register TSXB1, TSXB2, TSRB1 or
TSRB2 for B Channel Time-Slot Assignment
Bit Number and Name
Function
7
6
5
4
3
2
1
0
EB
X
TS5
TS4
TS3
TS2
TS1
TS0
0
X
X
X
X
X
X
X
Disable B1
and/or B2
1
X
Assign One Binary Coded Time-Slot
from 0–63
Enable B1 and/or
B2
Note:
If two B channels are erroneously assigned to the same time-slot,
data out on Bo is not valid while data out on Lo is valid.
REGISTERS TXD, TRD
The data format for all D channel time-slot assignment reg-
isters is as follows:
Data transparency between the digital interface and the line
interface for the D channels can be controlled via the Chan-
nel Control Register, see Table III.
Bits 7–0: TS7–TS0
These bits define the binary number of the sub-slot select-
ed. Sub-slots are numbered from 0–255. The frame sync
signal is used as marker pulses for the beginning of Sub-slot
0.
TABLE V. Byte 2 of Register TSXD or TSRD for D
Channel Time-Slot Assignment
Bit Number and Name
7
6
5
4
3
2
1
0
SS
SS
SS
SS
SS
SS
SS
SS
7
6
5
4
3
2
1
0
Assign One Binary Coded Sub-Slot from 0–255 for D Channel
TL/H/11924–6
FIGURE 4. QDASL Digital Interface Timing
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3406 | DASL Digital Adapter for Subscriber Loops |
| TP3406V | DASL Digital Adapter for Subscriber Loops |
| TP3410 | TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| TP3410J | TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| TP3420AJ | ISDN S/T Interface Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3404V/63 | 功能描述:ISDN 接口 RoHS:否 制造商:Texas Instruments 封裝:Tube |
| TP3404V/63SN | 功能描述:ISDN 接口 RoHS:否 制造商:Texas Instruments 封裝:Tube |
| TP3404V/NOPB | 功能描述:ISDN 接口 RoHS:否 制造商:Texas Instruments 封裝:Tube |
| TP3406 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DASL Digital Adapter for Subscriber Loops |
| TP3406N/NOPB | 功能描述:IC ADAPTER DIG QDASL QUAD 20PLCC RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。