- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385008 > TP3064J (NATIONAL SEMICONDUCTOR CORP) ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO PDF資料下載
參數(shù)資料
| 型號： | TP3064J |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 編解碼器 |
| 英文描述： | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| 中文描述： | MU-LAW, PCM CODEC, CDIP20 |
| 封裝： | 0.300 INCH, CERDIP-20 |
| 文件頁數(shù)： | 4/18頁 |
| 文件大?。?/td> | 276K |
| 代理商： | TP3064J |
Functional Description
(Continued)
table of Transmission Characteristics). The FS
X
frame sync
pulse controls the sampling of the filter output, and then the
successive-approximation encoding cycle begins. The 8-bit
code is then loaded into a buffer and shifted out through D
X
at the next FS
X
pulse. The total encoding delay will be ap-
proximately 165
m
s (due to the transmit filter) plus 125
m
s
(due to encoding delay), which totals 290
m
s. Any offset
voltage due to the filters or comparator is cancelled by sign
bit integration.
RECEIVE SECTION
The receive section consists of an expanding DAC which
drives a fifth order switched-capacitor low pass filter
clocked at 256 kHz. The decoder is A-law (TP3067) or
m
-law (TP3064) and the 5th order low pass filter corrects for
the sin x/x attenuation due to the 8 kHz sample/hold. The
filter is then followed by a 2nd order RC active post-filter
with its output at VF
R
O. The receive section is unity-gain,
but gain can be added by using the power amplifiers. Upon
the occurrence of FS
R
, the data at the D
R
input is clocked in
on the falling edge of the next eight BCLK
R
(BCLK
X
) peri-
ods. At the end of the decoder time slot, the decoding cycle
begins, and 10
m
s later the decoder DAC output is updated.
The total decoder delay is
E
10
m
s (decoder update) plus
110
m
s (filter delay) plus 62.5
m
s (
(/2
frame), which gives
approximately 180
m
s.
RECEIVE POWER AMPLIFIERS
Two inverting mode power amplifiers are provided for direct-
ly driving a matched line interface transformer. The gain of
the first power amplifier can be adjusted to boost the
g
2.5V
peak output signal from the receive filter up to
g
3.3V peak
into an unbalanced 300
X
load, or
g
4.0V into an unbal-
anced 15 k
X
load. The second power amplifier is internally
connected in unity-gain inverting mode to give 6 dB of signal
gain for balanced loads.
Maximum power transfer to a 600
X
subscriber line termina-
tion is obtained by differentially driving a balanced trans-
former with a
S
2:1 turns ratio, as shown inFigure 4. A total
peak power of 15.6 dBm can be delivered to the load plus
termination.
ENCODING FORMAT AT D
X
OUTPUT
TP3064
m
-Law
TP3067
A-Law
(Includes Even Bit Inversion)
V
IN
e a
Full-Scale
V
IN
e
0V
1
1
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1
0
0
0
1
1
0
1
0
0
1
0
1
1
0
1
0
0
1
0
1
1
0
1
0
0
1
0
1
1
0
D
0
V
IN
e b
Full-Scale
0
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3064N | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064V | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064WM | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3067J | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3067N | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3064N | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064V | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064V/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:u-Law CODEC |
| TP3064V/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:u-Law CODEC |
| TP3064V-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:u-Law CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復。