
www.ti.com
2
Device Overview
2.1 Device Characteristics
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Table 2-1
, provides an overview of the TCI6482 DSP. The tables show significant features of the TCI6482
device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type
with pin count.
Table 2-1. Characteristics of the TCI6482 Processor
HARDWARE FEATURES
EMIFA (64-bit bus width)
(clock source = AECLKIN or SYSCLK4)
DDR2 Memory Controller (32-bit bus width) [1.8 V I/O]
(clock source = CLKIN2)
EDMA3 (64 independent channels) [CPU/3 clock rate]
High-speed 1x/4x Serial Rapid IO Port
I2C
HPI (32- or 16-bit user selectable)
PCI (32-bit), [66-MHz or 33-MHz]
McBSPs (internal CPU/6 or external clock source up
to 100 Mbps)
UTOPIA (8-bit mode, 50-MHz, slave-only)
10/100/1000 Ethernet MAC (EMAC)
Management Data Input/Output (MDIO)
64-Bit Timers (Configurable)
(internal clock source = CPU/6 clock frequency)
VLYNQ (VCLK or SYSCLK4)
General-Purpose Input/Output Port (GPIO)
VCP2 (clock source = CPU/3 clock frequency)
TCP2 (clock source = CPU/3 clock frequency)
Size (Bytes)
TCI6482
1
1
1
1
1
Peripherals
1 (HPI16 or HPI32)
1 (PCI66 or PCI33)
Not all peripherals pins
are available at the same
time (For more detail, see
the
Device Configuration
section).
2
1
1
1
2 64-bit
or
4 32-bit
1
16
1
1
Decoder Coprocessors
2192K
32K-Byte (32KB) L1 Program Memory Controller
[SRAM/Cache]
32KB Data Memory Controller [SRAM/Cache]
2096KB L2 Unified Memory/Cache
32KB L2 ROM
On-Chip Memory
Organization
C64x+ Megamodule
Revision ID
Megamodule Revision ID Register (address location:
0181 2000h)
See
Section 5.6
,
Megamodule Revision
See
Section 3.6
,
JTAG ID (JTAGID) Register
Description
850 and 1000 (1 GHz)
1.17 ns (TCI6482-850) and
1 ns (TCI6482 A-1000, -1000) [1 GHz CPU]
(1)
1.25 V (A-1000, -1000)
1.2 V (-850)
1.25/1.2 [RapidIO],
1.5/1.8 [EMAC RGMII], and
1.8 and 3.3 V [I/O Supply Voltage]
JTAG BSDL_ID
JTAGID register (address location: 0x02A80008)
Frequency
MHz
Cycle Time
ns
Core (V)
Voltage
I/O (V)
PLL1 and PLL1
Controller Options
CLKIN1 frequency multiplier
Bypass (x1), x15, x20, x25, x30, x32
CLKIN2 frequency multiplier
[DDR2 Memory Controller and EMAC support only]
PLL2
x20
(1)
The extended temperature device's (A-1000) electrical characteristics and ac timings are the same as those for the corresponding
commercial temperature devices (-1000).
Device Overview
6
Submit Documentation Feedback