- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382648 > TMX320C6413ZTS500 (Texas Instruments, Inc.) Fixed-Point Digital Signal Processors PDF資料下載
參數(shù)資料
| 型號： | TMX320C6413ZTS500 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Fixed-Point Digital Signal Processors |
| 中文描述： | 定點數(shù)字信號處理器 |
| 文件頁數(shù)： | 73/140頁 |
| 文件大?。?/td> | 1958K |
| 代理商： | TMX320C6413ZTS500 |
Clock PLL and Oscillator
73
April 2004
Revised May 2005
SPRS247E
For proper C6413/C6410 device operation, the CLKINSEL pin
must
be used in conjunction with the OSC_DIS
pin. The OSC_DIS pin
must
follow the CLKINSEL pin operation. For more details on these two configuration
pins, see the
Device Configuration at Device Reset
section of this data sheet.
Table 4
1. TMS320C6413 PLL Multiply Factor Options, Clock Frequency Ranges,
and Typical Lock Time for
500 Devices
GTS and ZTS PACKAGES
23 x 23 mm BGA
CLKMODE[3:0]
CLKMODE
(PLL MULTIPLY FACTORS)
CLKIN
RANGE
(MHz)
CPU CLOCK
FREQUENCY
RANGE
(MHz)
12
100
140
500
140
500
140
500
140
500
140
500
140
500
140
500
144
500
192
500
216
500
228
500
240
500
252
500
264
500
288
500
OSCIN
RANGE
(MHz)
CPU CLOCK
FREQUENCY
RANGE
(MHz)
12
30
140
150
140
180
140
210
140
240
140
270
140
300
140
330
144
360
192
480
216
500
228
500
240
500
252
500
264
500
288
500
TYPICAL
LOCK TIME
(
μ
s)
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Bypass (x1)
x5
x6
x7
x8
x9
x10
x11
x12
x16
x18
x19
x20
x21
x22
x24
12
100
28
100
23
83
20
71
17
63
15
56
14
50
12
45
12
42
12
31
12
28
12
26
12
25
12
24
12
23
12
21
12
30
28
30
23
30
20
30
17
30
15
30
14
30
12
30
12
30
12
30
12
28
12
26
12
25
12
24
12
23
12
21
N/A
75
Use external pullup resistors on the CLKMODE pins (CLKMODE1 and CLKMODE0) to set the C6413/C6410 device to one of the valid PLL
multiply clock modes (x5, x6, x7, x8, x9, x10, x11, x12, x16, x18, x19, x20, x21, x22, or x24). With internal pulldown resistors on the CLKMODE
pins (CLKMODE3, CLKMODE2, CLKMODE1, CLKMODE0), the default clock mode is x1 (bypass).
Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if
the typical lock time is specified as 100
μ
s, the maximum value may be as long as 250
μ
s.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP320C6413ZTS500 | Fixed-Point Digital Signal Processors |
| TMX320C6413ZTSA400 | Fixed-Point Digital Signal Processors |
| TMP320C6413ZTSA400 | Fixed-Point Digital Signal Processors |
| TMX320C6413GTS400 | Fixed-Point Digital Signal Processors |
| TMX320C6413GTS500 | Fixed-Point Digital Signal Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320C6413ZTSA400 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors |
| TMX320C6413ZTSA500 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors |
| TMX320C6414CGLZ300 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6414CGLZ5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMX320C6414CGLZ5E0 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。