參數(shù)資料
型號： TMS32C6411ZLZA6E3
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述： 定點數(shù)字信號處理器
文件頁數(shù)： 45/141頁
文件大小： 2234K
代理商： TMS32C6411ZLZA6E3
TMS320C6414, TMS320C6415, TMS320C6416
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS146N
FEBRUARY 2001
REVISED MAY 2005
45
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
Terminal Functions (Continued)
SIGNAL
NAME
HOST-PORT INTERFACE (HPI) [C64x] or PERIPHERAL COMPONENT INTERCONNECT (PCI) [C6415 or C6416 devices only]
(CONTINUED)
TYPE
IPD/
IPU
DESCRIPTION
NO.
PCBE0
W3
I/O/Z
PCI command/byte enable 0 (
I/O/Z
). When PCI is disabled (PCI_EN = 0), this pin is tied-off.
For the C6414 device this pin is “Reserved (leave unconnected,
do not
connect to power or
ground).”
XSP_CS
AD1
O
IPD
PCI serial interface chip select (
O
). When PCI is disabled (PCI_EN = 0), this pin is tied-off.
For the C6414 device this pin is “Reserved (leave unconnected,
do not
connect to power or
ground).”
CLKX2/
XSP_CLK
§
AC2
I/O/Z
IPD
McBSP2 transmit clock (
I/O/Z
) [default] or PCI serial interface clock (
O
) (PCI_EN = 1).
DR2/XSP_DI
§
AB3
I
IPU
McBSP2 receive data (
I
) [default] or PCI serial interface data in (
I
). In PCI mode (PCI_EN = 1),
this pin is connected to the output data pin of the serial PROM.
DX2/XSP_DO
§
AA2
O/Z
IPU
McBSP2 transmit data (
O/Z
) [default] or PCI serial interface data out (
O
). In PCI mode
(PCI_EN = 1), this pin is connected to the input data pin of the serial PROM.
GP15/PRST
§
GP14/PCLK
§
GP13/PINTA
§
GP12/PGNT
§
GP11/PREQ
§
GP10/PCBE3
§
GP9/PIDSEL
§
G3
F2
G4
J3
F1
L2
M3
General-purpose input/output (GPIO) 15 pin (
I/O/Z
) or PCI reset (
I
). No function at default.
GPIO 14 pin (
I/O/Z
) or PCI clock (
I
). No function at default.
GPIO 13 pin (
I/O/Z
) or PCI interrupt A (
O/Z
). No function at default.
GPIO 12 pin (
I/O/Z
) or PCI bus grant (
I
). No function at default.
GPIO 11 pin (
I/O/Z
) or PCI bus request (
O/Z
). No function at default.
GPIO 10 pin (
I/O/Z
) or PCI command/byte enable 3 (
I/O/Z
). No function at default.
GPIO 9 pin (
I/O/Z
) or PCI initialization device select (
I
). No function at default.
EMIFA (64-bit)
CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY
||
O/Z
IPU
O/Z
IPU
O/Z
IPU
O/Z
IPU
O/Z
IPU
O/Z
IPU
O/Z
IPU
EMIFA byte-enable control
O/Z
IPU
O/Z
IPU
O/Z
IPU
O/Z
IPU
O/Z
IPU
O/Z
IPU
EMIFA peripheral data transfer, allows direct transfer between external peripherals
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k
IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-k
resistor should be used.)
§
For the C6415 and C6416 devices, these pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
The C6414 device does
not
support the PCI or UTOPIA peripherals; therefore, these muxed peripheral pins are standalone peripheral functions
for this device.
||
These C64x
devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix “A” in front of a signal name indicates it is an EMIFA signal
whereas a prefix “B” in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of
discussion, the prefix “A” or “B” may be omitted from the signal name.
To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.
I/O/Z
ACE3
ACE2
ACE1
ACE0
ABE7
ABE6
ABE5
ABE4
ABE3
ABE2
ABE1
ABE0
APDT
L26
K23
K24
K25
T23
T24
R25
R26
M25
M26
L23
L24
M22
EMIFA memory space enables
Enabled by bits 28 through 31 of the word address
Only one pin is asserted during any external data access
EMIFA byte enable control
Decoded from the low-order address bits. The number of address bits or byte enables
used depends on the width of external memory.
Byte-write enables for most types of memory
Can be directly connected to SDRAM read and write mask signal (SDQM)
相關(guān)PDF資料
PDF描述
TMS32C6416EGLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6415CGLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6411GLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6415EGLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6414DGLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS32C6414CGLZ5E0 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS32C6414CGLZ6E3 制造商:Rochester Electronics LLC 功能描述:LAPLACE REV 1.03, 600 MHZ, 133 MHZ EMIF - Bulk
TMS32C6414DGLZ5E0 功能描述:IC DSP FIXED-POINT 532-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:TMS320C6414T/15T/16T 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
TMS32C6414DGLZ7E3 功能描述:IC FIXED-POINT DSP 532-FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:TMS320C6414T/15T/16T 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
TMS32C6414DGLZA5E0 制造商:Rochester Electronics LLC 功能描述:LAPLACE EXTENDED TEMP (-40C TO 105C) - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*