- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382641 > TMS320LF2402PGEA (Texas Instruments, Inc.) DSP CONTROLLERS PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320LF2402PGEA |
| 廠(chǎng)商： | Texas Instruments, Inc. |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | DSP CONTROLLERS |
| 中文描述： | DSP控制器 |
| 文件頁(yè)數(shù)： | 14/115頁(yè) |
| 文件大小： | 1511K |
| 代理商： | TMS320LF2402PGEA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
SPRS094I APRIL 1999 REVISED SEPTEMBER 2003
14
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
pin functions (continued)
Table 2. LF240x Pin List and Package Options
(Continued)
PIN NAME
LF2407
LF2406
LF2402
DESCRIPTION
EMULATION AND TEST (CONTINUED)
TRST
1
1
33
JTAG test reset with internal pulldown. TRST, when driven high,
gives the scan system control of the operations of the device. If this
signal is not connected or driven low, the device operates in its
functional mode, and the test reset signals are ignored.
(
↓
)
NOTE: Do not use pullup resistors on TRST; it has an internal
pulldown device. In a low-noise environment, TRST can be left
floating. In a high-noise environment, an additional pulldown
resistor may be needed. The value of this resistor should be based
on drive strength of the debugger pods applicable to the design. A
2.2-k
resistor generally offers adequate protection. Since this is
application-specific, it is recommended that each target board is
validated for proper operation of the debugger and the application.
ADDRESS, DATA, AND MEMORY CONTROL SIGNALS
DS
87
Data space strobe. IS, DS, and PS are always high unless low-level
asserted for access to the relevant external memory space or I/O.
They are placed in the high-impedance state.
IS
82
I/O space strobe. IS, DS, and PS are always high unless low-level
asserted for access to the relevant external memory space or I/O.
They are placed in the high-impedance state.
PS
84
Program space strobe. IS, DS, and PS are always high unless
low-level asserted for access to the relevant external memory
space or I/O. They are placed in the high-impedance state.
R/W
92
Read/write qualifier signal. R/W indicates transfer direction during
communication to an external device. It is normally in read mode
(high), unless low level is asserted for performing a write operation.
It is placed in the high-impedance state.
W/R
/ IOPC0
W/R
19
Write/Read qualifier or GPIO. This is an inverted R/W signal useful
for zero-wait-state memory interface. It is normally low, unless a
memory write operation is performed.
See Table 12, Port C
section, for reset note regarding LF2406 and LF2402.
Read-enable strobe. Read-select indicates an active, external read
cycle. RD is active on all external program, data, and I/O reads. RD
goes into the high-impedance state.
IOPC0
19
14
(
↑
)
RD
93
WE
89
Write-enable strobe. The falling edge of WE indicates that the
device is driving the external data bus (D15D0). WE is active on
all external program, data, and I/O writes. WE goes in the
high-impedance state.
STRB
96
External memory access strobe. STRB is always high unless
asserted low to indicate an external bus cycle. STRB is active for
all off-chip accesses. It is placed in the high-impedance state.
Bold, italicized pin names
indicate pin function after reset.
GPIO General-purpose input/output pin. All GPIOs come up as input after reset.
§It is highly recommended that VCCA be isolated from the digital supply voltage (and VSSA from digital ground) to maintain the specified accuracy
and improve the noise immunity of the ADC.
Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high
#No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper
device operation.
LEGEND:
↑
Internal pullup
↓
Internal pulldown
(Typical active pullup/pulldown value is
±
16
μ
A.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320LF2402PGES | DSP CONTROLLERS |
| TMS320LF2402PZA | DSP CONTROLLERS |
| TMS320LF2402PZS | DSP CONTROLLERS |
| TMS320LF2407PGA | DSP CONTROLLERS |
| TMS320LF2406PGS | DSP CONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320LF2402PGS | 制造商:Rochester Electronics LLC 功能描述:CMOS 320LF2402 TQFP - Bulk 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 30MHZ 30MIPS 64PQFP - Trays |
| TMS320LF2403APAG4 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC CMOS 320LF2403 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線(xiàn)寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320LF2403APAGA | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 16B FixedPt DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線(xiàn)寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320LF2403APAGA | 制造商:Texas Instruments 功能描述:16BIT DSP FLASH SMD 320LF2403 |
| TMS320LF2403APAGA | 制造商:Texas Instruments 功能描述:Digital Signal Processor IC Leaded Proce |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。