
www.ti.com
P
TMS320C6454
Fixed-Point Digital Signal Processor
SPRS311A–APRIL 2006–REVISED DECEMBER 2006
Table 7-4. EDMA3 Channel Controller Registers (continued)
HEX ADDRESS RANGE
02A0 04FC
02A0 0500 - 02A0 051C
02A0 0520 - 02A0 05FC
02A0 0600
02A0 0604
02A0 0608
02A0 060C
02A0 0610 - 02A0 061C
02A0 0620
02A0 0624 - 02A0 063C
02A0 0640
02A0 0644 - 02A0 06FC
02A0 0700 - 02A0 07FC
02A0 0800
02A0 0804
02A0 0808
02A0 080C
02A0 0810
02A0 0814
02A0 0818
02A0 081C
02A0 0820
02A0 0824
02A0 0828
02A0 082C - 02A0 0FFC
02A0 1000
02A0 1004
02A0 1008
02A0 100C
02A0 1010
02A0 1014
02A0 1018
02A0 101C
02A0 1020
02A0 1024
02A0 1028
02A0 102C
02A0 1030
02A0 1034
02A0 1038
02A0 103C
02A0 1040
02A0 1044
02A0 1048 - 02A0 104C
02A0 1050
02A0 1054
02A0 1058
ACRONYM
Q3E15
-
-
QSTAT0
QSTAT1
QSTAT2
QSTAT3
-
QWMTHRA
-
CCSTAT
-
-
MPFAR
MPFSR
MPFCR
MPPA0
MPPA1
MPPA2
MPPA3
MPPA4
MPPA5
MPPA6
MPPA7
-
ER
ERH
ECR
ECRH
ESR
ESRH
CER
CERH
EER
EERH
EECR
EECRH
EESR
EESRH
SER
SERH
SECR
SECRH
-
IER
IERH
IECR
REGISTER NAME
Event Queue 3 Entry Register 15
Reserved
Reserved
Queue Status Register 0
Queue Status Register 1
Queue Status Register 2
Queue Status Register 3
Reserved
Queue Watermark Threshold A Register
Reserved
EDMA3CC Status Register
Reserved
Reserved
Memory Protection Fault Address Register
Memory Protection Fault Status Register
Memory Protection Fault Command Register
Memory Protection Page Attribute Register 0
Memory Protection Page Attribute Register 1
Memory Protection Page Attribute Register 2
Memory Protection Page Attribute Register 3
Memory Protection Page Attribute Register 4
Memory Protection Page Attribute Register 5
Memory Protection Page Attribute Register 6
Memory Protection Page Attribute Register 7
Reserved
Event Register
Event Register High
Event Clear Register
Event Clear Register High
Event Set Register
Event Set Register High
Chained Event Register
Chained Event Register High
Event Enable Register
Event Enable Register High
Event Enable Clear Register
Event Enable Clear Register High
Event Enable Set Register
Event Enable Set Register High
Secondary Event Register
Secondary Event Register High
Secondary Event Clear Register
Secondary Event Clear Register High
Reserved
Interrupt Enable Register
Interrupt Enable High Register
Interrupt Enable Clear Register
C64x+ Peripheral Information and Electrical Specifications
104
Submit Documentation Feedback