- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384014 > TMC2302AH5C (FAIRCHILD SEMICONDUCTOR CORP) Image Manipulation Sequencer PDF資料下載
參數(shù)資料
| 型號： | TMC2302AH5C |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字信號處理外設(shè) |
| 英文描述： | Image Manipulation Sequencer |
| 中文描述： | 16-BIT, DSP-ADDRESS SEQUENCER, PPGA120 |
| 封裝： | CAVITY-UP, PLASTIC, PGA-120 |
| 文件頁數(shù)： | 2/36頁 |
| 文件大小： | 188K |
| 代理商： | TMC2302AH5C |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
TMC2302A
PRODUCT SPECIFICATION
2
P
Description
A system based on two TMC2302As can nearest-neighbor
resample a two-dimensional 512 x 512 pixel image in 6.5
milliseconds, translating, rotating, or warping it, depending
on the user-selected transformation parameters. A complete
bilinear interpolation of the sample image can be completed
in 26 milliseconds (or 6.5ms with a TMC2246A companion
chip), while a nearest-neighbor resampling of a 3D image
128 pixels on a side takes only 53 milliseconds with three
TMC2302As. Image resampling speed is independent of
angle of rotation, degree of warp, or amount of zoom speci-
fied.
(continued)
The TMC2302A can process image data fields with up to 24
bits of binary resolution (2
pixels) per dimension, with 0 to
16-bit subpixel resolution.
24
Along with the original Plastic Pin Grid Array (PPGA)
package, the TMC2302A is offered in a 120-lead Metric
Quad FlatPack (MQFP) as well. All TMC2302 electrical,
functional, and environmental specifications are improved or
remain unchanged in the TMC2302A.
Block Diagram
ASYNCHRONOUS
HOST INTERFACE
SYNCHRONOUS
HOST INTERFACE
NOOP
INTERNAL
PROGRAMMABLE
DELAY
0 TO 7 CLOCKS
CLOCK
INT
CLK
SYNC
SOURCE
ADDRESS
GENERATOR
KERNEL WALK
OFFSET
ACCUMULATOR
24-BITS
WALK
COUNTER
8-BITS
BOUNDARY
COMPARATOR
36-BITS
SOURCE MEMORY
INTERFACE
3-D BOUNDARY
COMPARATOR
3 x 13 BITS
TARGET
ADDRESS
GENERATOR
3 X 13-BITS
48-BITS
(47-24)
(23-12)
(7-0)
SADR23-0
KADR7-0
TADR11-0
OES
X(11-0)
Y(11-0)
Z(11-0)
65-2302-02
IDAT15-0
IADR6-0
ICS
IWR
CONTROL
PARAMETER
AND ADDRESS
BUFFER
CONTROL
OEK
ACC
OET
TWR
TVAL
END
DONE
SVAL
CONVOLUTIONAL
CONTROL
TARGET MEMORY
INTERFACE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC2302AH5C1 | Image Manipulation Sequencer |
| TMC2302AKEC | Image Manipulation Sequencer |
| TMC2302AKEC1 | Image Manipulation Sequencer |
| TMC2330AH5C | Coordinate Transformer 16 x 16 Bit, 40 MOPS |
| TMC2330AH5C1 | Coordinate Transformer 16 x 16 Bit, 40 MOPS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC2302AH5C1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC2302AKEC | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer |
| TMC2302AKEC1 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer |
| TMC2330A | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Coordinate Transformer 16 x 16 Bit, 40 MOPS |
| TMC2330AG1C | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Coordinate Transformer 16 x 16 Bit, 40 MOPS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。